View M37906M4H-XXXFP_4286745.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

To all our customers
Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.
The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself. Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.
Renesas Technology Corp. Customer Support Dept. April 1, 2003
MITSUBISHI MICROCOMPUTERS
L PRE
ge. ion. icat to chan ecif l sp ubject a a fin es not mits ar li is is : Th metric ice Not e para Som
A IMIN
RY M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP
M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
DESCRIPTION
These are single-chip 16-bit microcomputers designed with high-performance CMOS silicon gate technology, being packaged in 42-pin plastic molded SSOP or shrink plastic molded DIP. These microcomputers support the 7900 Series instruction set, which are enhanced and expanded instruction set and are upper-compatible with the 7700/7751 Series instruction set. The CPU of these microcomputers is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. Also, the bus interface unit of these microcomputers enhances the memory access efficiency to execute instructions fast. Therefore, these microcomputers are suitable for office, business, and industrial equipment controller that require high-speed processing of large data. Also, they are suitable for motor-control equipment since each of them includes the motor control circuit.
* * * * * * * * *
[M37906M8C-XXXFP, M37906M8C-XXXSP] ROM .............................................................................. 60 Kbytes RAM ................................................................................ 3 Kbytes Instruction execution time The fastest instruction at 20 MHz frequency ........................ 50 ns Single power supply .................................................... 5 V 0.5 V Interrupts ........... 5 external sources, 18 internal sources, 7 levels Multi-functional 16-bit timer ................................................. 10 + 3 (Three-phase motor drive waveform or Pulse motor drive waveform output is available.) Serial I/O (UART or Clock synchronous) ..................................... 2 10-bit A-D converter ............................................ 5-channel inputs 8-bit D-A converter ............................................ 2-channel outputs 12-bit watchdog timer Programmable input/output (ports P1, P2, P5, P6, P7) ............. 30
DISTINCTIVE FEATURES
* Number of basic machine instructions .................................... 203 * Memory
[M37906M4C-XXXFP, M37906M4C-XXXSP] [M37906M4H-XXXFP, M37906M4H-XXXSP] (Note) ROM .............................................................................. 32 Kbytes RAM .................................................................................. 1 Kbyte [M37906M6C-XXXFP, M37906M6C-XXXSP] ROM .............................................................................. 48 Kbytes RAM ................................................................................ 3 Kbytes
Note: The M37906M4C-XXXFP/SP and the M37906M4H-XXXFP/ SP have the same functions, distinctive features, and electrical characteristics.
APPLICATION
* Control devices for office equipment such as copiers and facsimiles * Control devices for industrial equipment such as communication
and measuring instruments
* Control devices for equipment, requiring motor control, such as
inverter air conditioners and general-purpose inverters
M37906MxX-XXXFP PIN CONFIGURATION (TOP VIEW)
VREF AVSS (Note) P74/AN4/DA1/INT3/RTPTRG0 P73/AN3/DA0 P72/AN2 P71/AN1 P70/AN0 P65/TA2IN/U/RTP11 P64/TA2OUT/V/RTP10 P63/TA1IN/W/RTP03 P62/TA1OUT/U/RTP02 P61/TA0IN/V/RTP01 P60/TA0OUT/W/RTP00 P57/INT7/TB2IN/IDU P56/INT6/TB1IN/IDV (Note) P55/INT5/TB0IN/IDW P6OUTCUT/INT4 MD0 VCONT RESET VCC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22
AVCC P10/CTS0/RTS0 P11/CTS0/CLK0 P12/RxD0 P13/TxD0 P14/CTS1/RTS1 P15/CTS1/CLK1 P16/RxD1 P17/TxD1 P20/TA4OUT P21/TA4IN P22/TA9OUT P23/TA9IN P24(/TB0IN) P25(/TB1IN) P26(/TB2IN) P27(/INT3/RTPTRG0) MD1 XOUT XIN VSS
Outline 42P2R-E
M37906M4C-XXXFP M37906M4H-XXXFP M37906M6C-XXXFP M37906M8C-XXXFP
(Note)
Note: Allocation of these pins can be switched by software.
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
M37906MxX-XXXSP PIN CONFIGURATION (TOP VIEW)
VREF AVSS (Note) P74/AN4/DA1/INT3/RTPTRG0 P73/AN3/DA0 P72/AN2 P71/AN1 P70/AN0 P65/TA2IN/U/RTP11 P64/TA2OUT/V/RTP10 P63/TA1IN/W/RTP03 P62/TA1OUT/U/RTP02 P61/TA0IN/V/RTP01 P60/TA0OUT/W/RTP00 P57/INT7/TB2IN/IDU (Note) P56/INT6/TB1IN/IDV P55/INT5/TB0IN/IDW P6OUTCUT/INT4 MD0 VCONT RESET VCC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22
AVCC P10/CTS0/RTS0 P11/CTS0/CLK0 P12/RxD0 P13/TxD0 P14/CTS1/RTS1 P15/CTS1/CLK1 P16/RxD1 P17/TxD1 P20/TA4OUT P21/TA4IN P22/TA9OUT P23/TA9IN P24(/TB0IN) P25(/TB1IN) P26(/TB2IN) P27(/INT3/RTPTRG0) MD1 XOUT XIN VSS
Outline 42P4B
M37906M4C-XXXSP M37906M4H-XXXSP M37906M6C-XXXSP M37906M8C-XXXSP
(Note)
Note: Allocation of these pins can be switched by software.
2
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Data Bus (Even) Data Bus (Odd) Data Buffer DQ0 (8) Data Buffer DQ1 (8) Data Buffer DQ2 (8) Address Bus Data Buffer DQ3 (8)
P6OUTCUT
Instruction Queue Buffer Q0 (8) Instruction Queue Buffer Q1 (8) Instruction Queue Buffer Q2 (8)
Reference Voltage Input
Instruction Queue Buffer Q3 (8)
VREF
Instruction Queue Buffer Q4 (8)
D-A1 Converter (8)
Instruction Queue Buffer Q5 (8) Instruction Queue Buffer Q6 (8)
Instruction Register (8)
AVcc
Instruction Queue Buffer Q7 (8) Instruction Queue Buffer Q8 (8) Instruction Queue Buffer Q9 (8)
(0V) AVSS
Bus Interface Unit (BIU)
Watchdog Timer Timer TB2 (16)
UART1 (9) Timer TB1 (16)
Program Address Register PA (24)
MD1
Data Address Register DA (24)
Timer TB0 (16)
UART0 (9)
Incrementer (24)
A-D Converter (10)
D-A0 Converter (8)
Incrementer/Decrementer (24)
MD0
Program Counter PC (16) Program Bank Register PG (8)
Timer TA7 (16)
Timer TA6 (16)
Timer TA9 (16)
Timer TA8 (16)
Timer TA5 (16)
(0V) Vss
Input Buffer Register IB (16)
32 Kbytes
Timer TA3 (16)
Timer TA1 (16)
Timer TA0 (16)
Timer TA4 (16)
Timer TA2 (16)
Processor Status Register PS (11)
Vcc
Direct Page Register DPR1 (16) Direct Page Register DPR2 (16)
Direct Page Register DPR3 (16)
Central Processing Unit (CPU)
Stack Pointer S (16) Index Register Y (16)
Clock output
XOUT
Clock Generating Circuit
Index Register X (16) Accumulator B (16) Accumulator A (16)
BLOCK DIAGRAM
Clock input
XIN
VCONT
Arithmetic Logic Unit (16)
Note:
M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
Direct Page Register DPR0 (16)
Reset input
RESET
Input/Output port P7
ROM (Note)
P7(5)
Input/Output port P6
RAM (Note)
P6(6)
Input/Output port P5
P5(3)
48 Kbytes 60 Kbytes
ROM
3 Kbytes 3 Kbytes
P2(8)
1 Kbyte
Data bank Register DT (8)
Input/Output port P2
Input/Output port P1
P1(8)
RAM
3
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
FUNCTIONS
Parameter Number of basic machine instructions Instruction execution time External clock input frequency f(XIN) System clock input frequency f(fsys) Memory size ROM RAM Programmable input/output ports P1, P2 P5 P6 P7 Multi-functional timers TA0-TA9 TB0-TB2 Serial I/O A-D converter D-A converter Dead-time timer Watchdog timer Interrupts Maskable interrups Non-maskable interrups Clock generating circuit PLL frequency multiplier Power supply voltage Power dissipation Ports' input/output characteristics Memory expansion Device structure Package
Notes 1:
Functions 203 50 ns (the fastest instruction at f(fsys) = 20 MHz) 20 MHz (Max.) 20 MHz (Max.) (Note 1) (Note 1) 8-bit 2 3-bit 1 6-bit 1 5-bit 1 16-bit 10 16-bit 3 (UART or Clock synchronous serial I/O) 2 10-bit successive approximation method 1 (5 channels) 8-bit 2 8-bit 3 12-bit 1 5 external sources, 18 internal sources. Each interrupt can be set to a priority level within the range of 0-7 by software. 3 internal sources Built-in (externally connected to a ceramic resonator or quartzcrystal oscillator). The following multiplication ratios are available: 2, 3, 4 5 V0.5 V 125 mW (at f(fsys) = 20 MHz, Typ., the PLL frequency multiplier is inactive)
UART0 and UART1
Input/Output withstand voltage Output current
5V 5 mA Not available (single-chip mode only). -20 to 85 C CMOS high-performance silicon gate process (Note 2)
Operating ambient temperature range
ROM
M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
32 Kbytes 48 Kbytes 60 Kbytes 1 Kbyte 3 Kbytes 3 Kbytes
RAM
M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
2:
Packages
M37906M4C-XXXFP, M37906M4H-XXXFP, M37906M6C-XXXFP, M37906M8C-XXXFP M37906M4C-XXXSP, M37906M4H-XXXSP, M37906M6C-XXXSP, M37906M8C-XXXSP
42-pin plastic molded SSOP (42P2R-E) 42-pin shrink plastic molded DIP (42P4B)
4
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
PIN DESCRIPTION
Pin Vcc, Vss MD0 MD1 RESET XIN XOUT VCONT AVcc, AVss VREF P10-P17 Name Power supply input MD0 MD1 Reset input Clock input Clock output Filter circuit connection Analog power supply input Reference voltage input I/O port P1 Input/ Output -- Input Input Input Input Output -- -- Input I/O Connect this pin to VSS. Connect this pin to Vss. The microcomputer is reset when "L" level is applies to this pin. These are input and output pins of the internal clock generating circuit. Connect a ceramic resonator or quartz-crystal oscillator between pins XIN and XOUT. When an external clock is used, the clock source should be connected to pin XIN, and pin XOUT should be left open. When using the PLL frequency multiplier, connect this pin to the filter circuit. When not using, this pin should be left open. Power supply input pins for the A-D and D-A converters. Connect AVcc to Vcc, and AVss to Vss externally. This is the reference voltage input pin for the A-D and D-A converters. Port P1 is an 8-bit I/O port. This port has an I/O direction register, and each pin can be programmed for input or output. These pins enter the input mode ar reset. These pins also function as I/O pins of UART0, 1. In addition to having the same functions as port P1, these pins function as I/O pins for timers A4 and A9. Also, they can be programmed to function as input pins for timers B0 to B2 and INT3, or as trigger input pins in the pulse output port mode. In addition to having the same functions as port P1, these pins function as input pins for INT5 to INT7. Also, they function as input pins for timers B0 to B2 and position data input pins in the three-phase waveform mode. In addition to having the same functions as port P1, these pins function as I/O pins for timers A0 to A2. Also, they function as motor drive waveform output pins. In addition to having the same functions as port P1, these pins function as input pins for the A-D converter. Also, P73 functions as an output pin for the D-A converter, P74 as an output pin for the D-A converter and an input pin for INT3, and a trigger input pin in the pulse output port mode. This pin has the function to forcibly place port P6 pins in the input mode (port-output-cutoff function). Also, this pin functions as an input pin for INT4, and as an input pin for the port-output-cutoff function in the motor drive waveform output mode. Functions Apply 5 V0.5 V to Vcc, and 0 V to Vss.
P20-P27
I/O port P2
I/O
P55-P57
I/O port P5
I/O
P60-P65 P70-P74
I/O port P6 I/O port P7
I/O I/O
P6OUTCUT
P6OUTCUT input
Input
5
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
BASIC FUNCTION BLOCKS
These microcomputers contain the following devices in the single chip: ROM, RAM, CPU, bus interface unit, and peripheral devices such as the interrupt control circuit, timers, serial I/O, A-D converter, D-A converter, I/O ports, clock generating circuit, etc.
MEMORY
Figures 1 (1) through (3) show the memory maps. The address space is 64 Kbytes from addresses 016 through FFFF16. This ad-
dress space is called "bank 016". The internal ROM and RAM are allocated as shown in Figures 1 (1) through (3). Addresses FFB416 through FFFF16 contain the RESET and the interrupt vector addresses, and the interrupt vectors are stored there. For details, refer to the section on interrupts. Allocated to addresses 016 through FF16 are peripheral devices such as I/O ports, A-D converter, D-A converter, serial I/O, timers, interrupt control registers, etc. Figures 2 and 3 show the location of SFRs.
00000016
00000016 0000FF16 00010016 000BFF16 000C0016
Peripheral devices' control registers Unused area
00000016 Peripheral devices' control registers (See Figures 2 and 3.) 0000FF16
Bank 016 Internal RAM 1024 bytes 000FFF16 00100016 007FFF16 00800016
00FFFF16
Unused area
00FFB416
Interrupt vector table Reserved area Reserved area Timer A9 Timer A8 Timer A7 Timer A6 Timer A5 INT7 INT6 INT5 Reserved area
Address matching detect
Internal ROM 32 Kbytes
Reserved area Reserved area 00FFB416 00FFFF16 INT4 INT3 A-D conversion UART1 transmit UART1 receive UART0 transmit UART0 receive Timer B2 Timer B1 Timer B0 Timer A4 Timer A3 Timer A2 Timer A1 Timer A0 Reserved area Reserved area Reserved area Reserved area Watchdog timer DBC BRK instruction Zero divide RESET
00FFFE16
Fig. 1 (1) Memory map of M37906M4C-XXXFP/SP and M37906M4H-XXXFP/SP (Single-chip mode)
6
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
00000016
00000016 0000FF16 00010016 0003FF16 00040016
Peripheral devices' control registers Unused area
00000016 Peripheral devices' control registers (See Figures 2 and 3.) 0000FF16
Bank 016 Internal RAM 3072 bytes 000FFF16 00100016 003FFF16 00400016
00FFFF16
Unused area
00FFB416
Interrupt vector table Reserved area Reserved area Timer A9 Timer A8 Timer A7 Timer A6 Timer A5 INT7 INT6 INT5 Reserved area
Address matching detect
Internal ROM 48 Kbytes
Reserved area Reserved area 00FFB416 00FFFF16 INT4 INT3 A-D conversion UART1 transmit UART1 receive UART0 transmit UART0 receive Timer B2 Timer B1 Timer B0 Timer A4 Timer A3 Timer A2 Timer A1 Timer A0 Reserved area Reserved area Reserved area Reserved area Watchdog timer DBC BRK instruction Zero divide RESET
00FFFE16
Fig. 1 (2) Memory map of M37906M6C-XXXFP/SP (Single-chip mode)
7
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
00000016
00000016 0000FF16 00010016 0003FF16 00040016
Peripheral devices' control registers Unused area
00000016 Peripheral devices' control registers (See Figures 2 and 3.) 0000FF16
Bank 016 Internal RAM 3072 bytes 000FFF16 00100016
00FFFF16
00FFB416
Internal ROM 60 Kbytes
Interrupt vector table Reserved area Reserved area Timer A9 Timer A8 Timer A7 Timer A6 Timer A5 INT7 INT6 INT5 Reserved area
Address matching detect
Reserved area Reserved area 00FFB416 00FFFF16 INT4 INT3 A-D conversion UART1 transmit UART1 receive UART0 transmit UART0 receive Timer B2 Timer B1 Timer B0 Timer A4 Timer A3 Timer A2 Timer A1 Timer A0 Reserved area Reserved area Reserved area Reserved area Watchdog timer DBC BRK instruction Zero divide RESET
00FFFE16
Fig. 1 (3) Memory map of M37906M8C-XXXFP/SP (Single-chip mode)
8
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Address (Hexadecimal notation) 00000016 Reserved area (Note) 00000116 Reserved area (Note) 00000216 Reserved area (Note) 00000316 Port P1 register 00000416 Reserved area (Note) 00000516 Port P1 direction register 00000616 Port P2 register 00000716 Reserved area (Note) 00000816 Port P2 direction register 00000916 Reserved area (Note) 00000A16 Reserved area (Note) 00000B16 Port P5 register 00000C16 Reserved area (Note) 00000D16 Port P5 direction register 00000E16 Port P6 register 00000F16 Port P7 register 00001016 Port P6 direction register 00001116 Port P7 direction register 00001216 Reserved area (Note) 00001316 00001416 Reserved area (Note) 00001516 00001616 Reserved area (Note) 00001716 Reserved area (Note) 00001816 Reserved area (Note) 00001916 Reserved area (Note) 00001A16 00001B16 00001C16 00001D16 00001E16 A-D control register 0 00001F16 A-D control register 1 00002016 A-D register 0 00002116 00002216 A-D register 1 00002316 00002416 A-D register 2 00002516 00002616 A-D register 3 00002716 00002816 A-D register 4 00002916 00002A16 Reserved area (Note) 00002B16 Reserved area (Note) 00002C16 Reserved area (Note) 00002D16 Reserved area (Note) 00002E16 Reserved area (Note) 00002F16 Reserved area (Note) 00003016 UART0 transmit/receive mode register 00003116 UART0 baud rate register (BRG0) 00003216 UART0 transmit buffer register 00003316 00003416 UART0 transmit/receive control register 0 00003516 UART0 transmit/receive control register 1 00003616 UART0 receive buffer register 00003716 00003816 UART1 transmit/receive mode register 00003916 UART1 baud rate register (BRG1) 00003A16 UART1 transmit buffer register 00003B16 00003C16 UART1 transmit/receive control register 0 00003D16 UART1 transmit/receive control register 1 00003E16 UART1 receive buffer register 00003F16
Address (Hexadecimal notation) 00004016 Count start register 0 00004116 Count start register 1 00004216 One-shot start register 0 00004316 One-shot start register 1 00004416 Up-down register 0 00004516 Timer A clock division select register 00004616 Timer A0 register 00004716 00004816 Timer A1 register 00004916 00004A16 Timer A2 register 00004B16 00004C16 Timer A3 register 00004D16 00004E16 Timer A4 register 00004F16 00005016 Timer B0 register 00005116 00005216 Timer B1 register 00005316 00005416 Timer B2 register 00005516 00005616 Timer A0 mode register 00005716 Timer A1 mode register 00005816 Timer A2 mode register 00005916 Timer A3 mode register 00005A16 Timer A4 mode register 00005B16 Timer B0 mode register 00005C16 Timer B1 mode register 00005D16 Timer B2 mode register 00005E16 Processor mode register 0 00005F16 Processor mode register 1 00006016 Watchdog timer register 00006116 Watchdog timer frequency select register 00006216 Particular function select register 0 00006316 Particular function select register 1 00006416 Particular function select register 2 00006516 Reserved area (Note) 00006616 Debug control register 0 00006716 Debug control register 1 00006816 00006916 Address comparison register 0 00006A16 00006B16 00006C16 Address comparison register 1 00006D16 00006E16 INT3 interrupt control register 00006F16 INT4 interrupt control register 00007016 A-D conversion interrupt control register 00007116 UART0 transmit interrupt control register 00007216 UART0 receive interrupt control register 00007316 UART1 transmit interrupt control register 00007416 UART1 receive interrupt control register 00007516 Timer A0 interrupt control register 00007616 Timer A1 interrupt control register 00007716 Timer A2 interrupt control register 00007816 Timer A3 interrupt control register 00007916 Timer A4 interrupt control register 00007A16 Timer B0 interrupt control register 00007B16 Timer B1 interrupt control register 00007C16 Timer B2 interrupt control register 00007D16 Reserved area (Note) 00007E16 Reserved area (Note) 00007F16 Reserved area (Note) Note: Do not write to this address.
Fig. 2 Location of SFRs (1)
9
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Address (Hexadecimal notation) 00008016 00008116 00008216 00008316 00008416 00008516 00008616 00008716 00008816 00008916 00008A16 00008B16 00008C16 00008D16 00008E16 00008F16 00009016 00009116 00009216 00009316 00009416 00009516 00009616 00009716 00009816 00009916 00009A16 00009B16 00009C16 00009D16 00009E16 00009F16 0000A016 0000A116 0000A216 0000A316 0000A416 0000A516 0000A616 0000A716 0000A816 0000A916 0000AA16 0000AB16 0000AC16 0000AD16 0000AE16 0000AF16 0000B016 0000B116 0000B216 0000B316 0000B416 0000B516 0000B616 0000B716 0000B816 0000B916 0000BA16 0000BB16 0000BC16 0000BD16 0000BE16 0000BF16 Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note)
Address (Hexadecimal notation) 0000C016 0000C116 0000C216 0000C316 0000C416 0000C516 0000C616 0000C716 0000C816 0000C916 0000CA16 0000CB16 0000CC16 0000CD16 0000CE16 0000CF16 0000D016 0000D116 0000D216 0000D316 0000D416 0000D516 0000D616 0000D716 0000D816 0000D916 0000DA16 0000DB16 0000DC16 0000DD16 0000DE16 0000DF16 0000E016 0000E116 0000E216 0000E316 0000E416 0000E516 0000E616 0000E716 0000E816 0000E916 0000EA16 0000EB16 0000EC16 0000ED16 0000EE16 0000EF16 0000F016 0000F116 0000F216 0000F316 0000F416 0000F516 0000F616 0000F716 0000F816 0000F916 0000FA16 0000FB16 0000FC16 0000FD16 0000FE16 0000FF16
Up-down register 1 Timer A5 register Timer A6 register Timer A7 register Timer A8 register Timer A9 register Timer A01 register Timer A11 register Timer A21 register Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register Reserved area (Note) Comparator function select register 0 Reserved area (Note) Comparator result register 0 Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note)
Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note)
External interrupt input read-out register D-A control register D-A register 0 D-A register 1
Reserved area (Note) Reserved area (Note) Reserved area (Note) Waveform output mode register Dead-time timer Three-phase output data register 0 Three-phase output data register 1 Position-data-retain function control register Serial I/O pin control register Port P2 pin function control register Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Reserved area (Note) Clock control register 0 Reserved area (Note) Reserved area (Note) Reserved area (Note)
Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register Timer A9 interrupt control register
INT5 interrupt control register INT6 interrupt control register INT7 interrupt control register
Note: Do not write to this address.
Fig. 3 Location of SFRs (2)
10
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
CENTRAL PROCESSING UNIT (CPU)
The CPU has 13 registers and is shown in Figure 4. Each of these registers is described below.
INDEX REGISTER X (X)
Index register X consists of 16 bits and the low-order 8 bits can be used separately. Index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later. In index addressing modes in which register X is used as the index register, the contents of this address are added to obtain the real address. Index register X functions as a pointer register which indicates an address of data table in instructions MVP, MVN, RMPA (Repeat MultiPly and Accumulate).
ACCUMULATOR A (A)
Accumulator A is the main register of the microcomputer. It consists of 16 bits and the low-order 8 bits can be used separately. Data length flag m determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag m is "0" and as an 8-bit register when flag m is "1". Flag m is a part of the processor status register (PS) which is described later. Data operations such as calculations, data transfer, input/output, etc., are executed mainly through accumulator A.
INDEX REGISTER Y (Y) ACCUMULATOR B (B)
Accumulator B has the same functions as accumulator A, but the use of accumulator B requires more instruction bytes and execution cycles than accumulator A. Index register Y consists of 16 bits and the low-order 8 bits can be used separately. The index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later. In index addressing modes in which register Y is used as the index register, the contents of this address are added to obtain the real address. Index register Y functions as a pointer register which indicates an address of data table in instructions MVP, MVN, RMPA (Repeat MultiPly and Accumulate).
ACCUMULATOR E
Accumulator E is a 32-bit register and consists of accumulator A (low-order 16 bits) and accumulator B (high-order 16 bits). It is used for 32-bit data processing.
Accumulator B 15 BH 31 Accumulator E 15 AH 15 BH 15 XH 15 YH 15 7 PG 7 DT 0 Data bank register DT 0 Program bank register PG 15 7 BL 0 15 AH
Accumulator A 7 AL 0 7 AL 7 BL 7 XL 7 YL 0 S 0 PC 15 15 00000 DPR0 to DPR3 7 IPL2 IPL1 IPL0 N V m x D 0 Direct page registers DPR0 to DPR3 0 Z C Processor status register PS Carry flag Zero flag Interrupt disable flag Decimal mode flag Index register length flag Data length flag Overflow flag Negative flag Processor interrupt priority level IPL Program counter PC Stack pointer S 0 Index register Y 0 Index register X 0 0 0
I
Fig. 4 Register structure
11
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
STACK POINTER (S)
Stack pointer (S) is a 16-bit register. It is used during a subroutine call or interrupts. It is also used during stack, stack pointer relative, or stack pointer relative indirect indexed Y addressing mode.
PROCESSOR STATUS REGISTER (PS)
Processor status register (PS) is an 11-bit register. It consists of flags to indicate the result of operation and CPU interrupt levels. Branch operations can be performed by testing the flags C, Z, V, and N. The details of each bit of the processor status register are described below.
PROGRAM COUNTER (PC)
Program counter (PC) is a 16-bit counter that indicates the low-order 16 bits of the next program memory address to be executed. There is a bus interface unit between the program memory and the CPU, so that the program memory is accessed through bus interface unit. This is described later.
1. Carry flag (C)
The carry flag contains the carry or borrow generated by the ALU after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set and reset directly with the SEC and CLC instructions or with the SEP and CLP instructions.
PROGRAM BANK REGISTER (PG)
Program bank register is an 8-bit register that indicates the high-order 8 bits of the next program memory address to be executed. When a carry occurs by incrementing the contents of the program counter, the contents of the program bank register (PG) is increased by 1. Also, when a carry or borrow occurs after adding or subtracting the offset value to or from the contents of the program counter (PC) using the branch instruction, the contents of the program bank register (PG) is increased or decreased by 1, so that programs can be written without worrying about bank boundaries.
2. Zero flag (Z)
The zero flag is set if the result of an arithmetic operation or data transfer is zero and reset if it is not. This flag can be set and reset directly with the SEP and CLP instructions.
3. Interrupt disable flag (I)
When the interrupt disable flag is set to "1", all interrupts except watchdog timer and software interrupts are disabled. This flag is set to "1" automatically when an interrupt is accepted. It can be set and reset directly with the SEI and CLI instructions or SEP and CLP instructions.
DATA BANK REGISTER (DT)
Data bank register (DT) is an 8-bit register. With some addressing modes, the data bank register (DT) is used to specify a part of the memory address. The contents of data bank register (DT) is used as the high-order 8 bits of a 24-bit address. Addressing modes that use the data bank register (DT) are direct indirect, direct indexed X indirect, direct indirect indexed Y, absolute, absolute bit, absolute indexed X, absolute indexed Y, absolute bit relative, and stack pointer relative indirect indexed Y.
4. Decimal mode flag (D)
The decimal mode flag determines whether addition and subtraction are performed as binary or decimal. Binary arithmetic is performed when this flag is "0". If it is "1", decimal arithmetic is performed with each word treated as 2- or 4- digit decimal. Arithmetic operation is performed using four digits when data length flag m is "0" and with two digits when it is "1". Decimal adjust is automatically performed. (Decimal operation is possible only with the ADC and SBC instructions.) This flag can be set and reset with the SEP and CLP instructions.
DIRECT PAGE REGISTERS 0 through 3 (DPR0 through DPR3)
The direct page register is a 16-bit register. An addressing mode of which name includes `direct' generates an address of data to be accessed, regarding the contents of this register as the base address. The 7900 Series has been expanded direct page registers up to 4 (DPR0 to DPR3), in comparison to the 7700 Series which has the single direct page register. Accordingly, the 7900 Series's direct addressing method which uses direct page registers differs from that of the 7700 Series. However, the conventional direct addressing method, using only DPR0, is still be selectable, in order to make use of the 7700 Series software property. For more details, refer to the section on the direct page.
12
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
5. Index register length flag (x)
The index register length flag determines whether index register X and index register Y are used as 16-bit registers or as 8-bit registers. The registers are used as 16-bit registers when flag x is "0" and as 8bit registers when it is "1". This flag can be set and reset with the SEP and CLP instructions.
6. Data length flag (m)
The data length flag determines whether the data length is 16-bit or 8-bit. The data length is 16 bits when flag m is "0" and 8 bits when it is "1". This flag can be set and reset with the SEM and CLM instructions or with the SEP and CLP instructions.
7. Overflow flag (V)
The overflow flag is valid when addition or subtraction is performed with a word treated as a signed binary number. If data length flag m is "0", the overflow flag is set when the result of addition or subtraction is outside the range between -32768 and +32767. If data length flag m is "1", the overflow flag is set when the result of addition or subtraction is outside the range between -128 and +127. It is reset in all other cases. The overflow flag can also be set and reset directly with the SEP, and CLV or CLP instructions. Additionally, the overflow flag is set when a result of unsigned/signed division exceeds the length of the register where the result is to be stored; the flag is also set when the addition result is outside range of -2147483648 to +2147483647 in the RMPA operation.
8. Negative flag (N)
The negative flag is set when the result of arithmetic operation or data transfer is negative (If data length flag m is "0", data's bit 15 is "1". If data length flag m is "1", data's bit 7 is "1".) It is reset in all other cases. It can also be set and reset with the SEP and CLP instructions.
9. Processor interrupt priority level (IPL)
The processor interrupt priority level (IPL) consists of 3 bits and determines the priority of processor interrupts from level 0 to level 7. Interrupt is enabled when the interrupt priority of the device requesting interrupt (set using the interrupt control register) is higher than the processor interrupt priority. When an interrupt is enabled, the current processor interrupt priority level is saved in a stack and the processor interrupt priority level is replaced by the interrupt priority level of the device requesting the interrupt. Refer to the section on interrupts for more details. Note: Fix bits 11 to 15 of the processor status register (PS) to "0".
13
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
BANK
In order to effectively use the integrated hardware on the chip, this CPU core uses an address generating method with a 24-bit address split into high-order 8 bits and low-order 16 bits. In other words, the 64 Kbytes specified by the low-order 16 bits are one unit (referred to as "bank"), and the address space is divided into 256 banks (016 to FF16) specified by the high-order 8 bits. In the program area on the address space, the bank is specified by the program bank register (PG), and the address in the bank is specified by the program counter (PC). As for each bank boundary, when an overflow has occurred in PC, the contents of PG are incremented by 1. When a borrow has occurred in PC, the contents of PG are decremented by 1. Under the normal conditions, therefore, programming without concern for the bank boundaries is possible. Furthermore, as for the data area on the address space, the bank is specified by the data bank register (DT), and the address in the bank is specified by the operation result by using the various addressing modes (Note). Note: Some addressing modes directly specify a bank.
Refer to "7900 Series Software Manual" for details concerning the various addressing modes which use the direct page area.
Instruction Set
The CPU core of the 7900 Series has an expanded instruction set based on the existing 7700/7751 Series' CPU core. In addition, its source code (mnemonic) has the complete upper compatibility with the 7700 Series instruction set. For details concerning addressing modes and instruction set, refer to "7900 Series Software Manual".
DIRECT PAGE
The internal memory and control registers for internal peripheral devices, etc. are assigned to bank 016 (addresses 016 to FFFF16). The direct page and direct addressing modes have been provided for the effective access to bank 016. In the 7900 Series, two types of direct addressing modes are available: the conventional direct addressing mode which uses only DPR0, as in the 7700 Series, and the expanded direct addressing mode, which uses up to 4 direct page registers as selected by the user. The addressing mode is selected according to the contents of bit 1 of the processor mode register 1. This bit 1 is cleared to "0" at reset. (In other words, the conventional direct addressing mode is selected.) However, once this bit 1 has been set to "1" by software, this bit cannot be cleared to "0" again, except by reset. That is to say, when one of these two direct addressing modes has been selected just after reset, the selected addressing mode cannot be switched to another one while the program is running. s Conventional direct addressing mode The direct page area consists of 256-byte space. Its bank address is "0016", and the base address of its low-order 16-bit address is specified by the contents of the direct page register 0 (DPR0). In this conventional direct addressing modes, a value (1 byte) just after an instruction code is regarded as an offset value for the DPR0 contents, and the CPU accesses each address in the direct page area. s Expanded direct addressing mode The direct page area consists of four 64-byte spaces. Their bank address is "0016", and the four base addresses of their low-order 16bit addresses are respectively specified by the contents of four direct page registers. In this expanded direct addressing mode, a value (1 byte) just after an instruction code is regarded as follows: * High-order 2 bits: regarded as a selection field for DPR0 to DPR3. * Low-order 6 bits: regarded as an offset value for the selected direct page register. Then, the CPU accesses each address in each direct page area:
14
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
BUS INTERFACE UNIT
Data transfer between the central processing unit (CPU) and internal memory, internal peripheral devices is always performed via the bus interface unit (BIU), which is located between the CPU and the internal buses. Figure 5 shows the BIU and the bus structure. The CPU and BIU are connected by a dedicated bus, and any transfer between the CPU and BIU is controlled by this dedicated bus. On the other hand, data transfer between the BIU and internal pe-
ripheral devices uses the following internal common buses: 32-bit code bus, 16-bit data bus, 24-bit address bus, and control signals. The bus control method where the code bus and the data bus separate out (hereafter, this method is referred to as the separate code/ data bus method) is employed in order to improve data transfer capabilities. As a result, the internal memory is connected to both the code bus and the data bus, and registers of all other internal peripheral devices are connected only to the data bus.
M37906
Internal buses CPU bus Central Processing Unit (CPU) Bus Interface Unit (BIU)
Internal code bus (CB0 to CB31) Internal data bus (DB0 to DB15) Internal address bus (AD0 to AD23) Internal control signal
Internal memory
Internal peripheral devices (SFR)
SFR : Special Function Register The CPU bus and internal bus separate out independently.
Fig. 5 BIU and bus structure
15
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
BIU structure
The BIU consists of four registers shown in Figure 6. Table 1 lists the functions of each register.
Table 1. Functions of each register Name Program address register Instruction queue buffer Data address register Data buffer Functions Indicates a storage address for an instruction to be next taken into an instruction queue buffer. Temporarily stores an instruction which has been taken from a memory. Consists of 10 bytes. Indicates an address where data will be next read from or written to. Temporarily stores data which has been read from internal memory or internal peripheral devices by the BIU; or temporarily stores data which is to be written to internal memory or internal peripheral devices by the CPU. Consists of 32 bits.
b23 PA b7 Q0
b0 Program address register b0 Instruction queue buffer Q9
b23 DA b31 DQ
b0 Data address register b0 Data buffer
Fig. 6 Register structure of BIU
16
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
BIU Functions (1) Instruction prefetch
The BIU has ten instruction queue buffers; each buffer consists of 1 byte. When there is an opening in the bus and the instruction queue buffer, an instruction code is read from the program memory (in other words, the memory where a program is stored) and prefetched into an instruction queue buffer. The prefetched instruction code is transferred from the BIU to the CPU, in response to a request from the CPU, via a dedicated bus. When a branch occurs as a result of a branch instruction (JMP, BRA, etc.), subroutine call, or interrupt, the contents of the instruction queue buffer are initialized and the BIU reads a new instruction from the branch destination address. Note that the operations of the BIU instruction prefetch also differ depending on the store addresses for instructions. The store addresses for instructions to be prefetched are categorized as listed in Table 2.
Table 2. Store addresses for instructions to be prefetched Low-order 3 bits of store address for instruction AD0 (A0) AD1 (A1) AD2 (A2) X 0 X Even address 4-byte boundary 0 0 X 8-byte boundary 0 0 0 X: 0 or 1 Figures 7 and 8 show the bus cycle waveform examples for instruction prefetch and data access.
Access to internal area
When branched or at instruction prefetch
(2) Data read operation
When executing an instruction for reading data from the internal memory or internal peripheral devices, at first, the CPU informs the BIU's data address register of the address where the data has been located. Next, the BIU reads the above data from the specified address, passes it to the data buffer, and then, transfers it to the CPU.
BIU
Internal address bus Address Internal code bus CB0 to CB31
Code
(3) Data write operation
When executing an instruction for writing data into the internal memory or internal peripheral devices, at first, the CPU informs the BIU's data address register of the address where the data has been located. Next, the BIU passes the above data to the data buffer register, and then, writes it into the specified address. Fig. 7 Bus cycle waveform example for instruction prefetch
(4) Bus cycle
In order for the BIU to execute the above operations (1) through (3), the 24-bit address bus, 32-bit code bus, 16-bit data bus and internal control signals must be appropriately controlled during data transfer between the BIU and internal memory or internal peripheral devices. This operation is called "bus cycle". The bus cycle is affected by the lengh of data to be transferred (byte, word, or double-word) at data access.
17
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Access starting from even address
Access starting from odd address
BIU
BIU
Address D0 to D7 Invalid
Internal address bus Internal data bus
8-bit data read
Internal address bus Internal data bus
Address Invalid
D8 to D15
DB0 to DB7 DB8 to DB15
DB0 to DB7 DB8 to DB15
BIU
BIU
Address D0 to D7
Internal address bus Internal data bus
8-bit data written
Internal address bus Internal data bus
Address
DB0 to DB7 DB8 to DB15
DB0 to DB7 DB8 to DB15
D8 to D15
BIU
BIU
Address D0 to D7
D8 to D15
Internal address bus Internal data bus
Access to internal area
16-bit data read
Internal address bus Internal data bus
Address
Invalid
D8 to D15
Address + 1
D0 to D7 Invalid
DB0 to DB7 DB8 to DB15
DB0 to DB7 DB8 to DB15
1
1
Address D0 to D7
D8 to D15
16-bit data written
A0 to A23 D0 to D7 D8 to D15
A0 to A23 D0 to D7 D8 to D15
Address
Address + 1
D0 to D7
D8 to D15
BIU
BIU Address
D0 to D7
D8 to D15
Address + 2
32-bit data read
Internal address bus Internal data bus
Internal address bus
Address
Invalid
D8 to D15
Address + 1
D0 to D7
D8 to D15
Address + 3
DB0 to DB7 DB8 to DB15
D0 to D7
D8 to D15
Internal data bus
D0 to D7 Invalid
DB0 to DB7 DB8 to DB15
BIU
BIU Address
D0 to D7
D8 to D15
Address + 2
32-bit data written
Internal address bus Internal data bus
DB0 to DB7 DB8 to DB15
D0 to D7
D8 to D15
Internal address bus Internal data bus
Address
Address + 1
D0 to D7
Address + 3
DB0 to DB7 DB8 to DB15
D8 to D15
D0 to D7
D8 to D15
Fig. 8 Bus cycle waveform example for data access (access to internal area)
18
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
q Number of bus cycles
Figure 9 shows the bus cycle waveform at access to the internal area. Bit 7 of the processor mode register 1 (address 5F16), which is shown in Figure 10, selects the number of bus cycles for the internal
ROM: 3 or 2. (This bit 7 is the internal ROM bus cycle select bit.) The internal RAM, SFRs (internal peripheral devices' control registers) are always accessed with 1 bus cycle = 2.
1 bus cycle = 3 (Note)
(Internal ROM bus cycle select bit = 0) 1 bus cycle = 3 BIU
1 bus cycle = 2
(Internal ROM bus cycle select bit = 1) 1 bus cycle = 2 BIU
ROM
Internal address bus Internal data bus, Internal code bus
Address
Internal address bus
Data
Address
Internal data bus Internal code bus 1 bus cycle = 2
Data
RAM
BIU Internal address bus
Address
SFR
Internal data bus, Internal code bus
Data
Note: When reprogramming the internal flash memory in the CPU reprogramming mode, select the bus cycle = 3.
Fig. 9 Bus cycle waveform at access to internal area
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
Processor mode register 1 Fix these bits to "00000002".
Address 5F16
Internal ROM bus cycle select bit 0 : 1 bus cycle = 3 1 : 1 bus cycle = 2
Fig. 10 Bit configuration of processor mode register 1
19
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
PROCESSOR MODES
This microcomputer is dedicated to the single-chip mode. Therefore, be sure to connect pin MD0 to Vss, and be sure to fix the processor mode bits (bits 1 and 0 of the processor mode register 0, address 5E16), which is shown in Figure 11, to "002".
7
6
5
4
3
2
1
0
0
0
0
0
0
Processor mode register 0 Processor mode bits 0 0 : Single-chip mode 0 1 : Do not select. 1 0 : Do not select. 1 1 : Do not select. Fix these bits to "002".
Address 5E16
Interrupt priority detection time select bits 0 0 : 7 cycles of fsys 0 1 : 4 cycles of fsys 1 0 : 2 cycles of fsys 1 1 : Do not select. Software reset bit By a write of "1" to this bit, the microcomputer will be reset, and then, restarted. Fix this bit to "0".
Fig. 11 Bit configuration of processor mode register 0
20
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
INTERRUPTS
Table 3 shows the interrupt sources and the corresponding interrupt vector addresses. Reset is also handled as an interrupt source in this section, too. DBC and BRK instruction are interrupts used only for debugging. Therefore, do not use these interrupts. Interrupts other than reset, watchdog timer, zero divide, and address matching detection all have interrupt control registers. Table 4 shows the addresses of the interrupt control registers and Figure 13 shows the bit configuration of the interrupt control register. The interrupt request bit is automatically cleared by the hardware during reset or when processing an interrupt. Also, interrupt request bits except for that of a watchdog timer interrupt can be cleared by software. An INTi (i = 3 to 7) interrupt request is generated by an external input. INTi is an external interrupt; whether to cause an interrupt at the input level (level sense) or at the edge (edge sense) can be selected with the level/edge select bit. Furthermore, the polarity of the interrupt input can be selected with the polarity select bit. The position where pin INT3/RTPTRG0 is allocated can be selected by the pin INT3/RTPTRG0 select bit (bit 3 of the port P2 pin function control register; address AE16), as shown in Figure 17. When using the following pins as external interrupt input pins, be sure to clear the direction registers of the corresponding multiplexed ports to "0": pins P27/INT3, P55/INT5, P56/INT6, and P57(P74)/INT7. When the external interrupt input read register (address 9516), which is shown in Figure 12, is read out, the status of pins INT3 through INT7 can directly be read. Timer and UART interrupts are described in the respective section. The priority of interrupts when multiple interrupt requests are caused simultaneously is partially fixed by hardware, but, it can also be adjusted by software as shown in Figure 14. The hardware priority is fixed as the following: reset > watchdog timer > other interrupts
Table 3. Interrupt sources and interrupt vector addresses Interrupts Vector addresses Timer A9 Timer A8 Timer A7 Timer A6 Timer A5 INT7 external interrupt INT6 external interrupt INT5 external interrupt Address matching detection interrupt INT4 external interrupt INT3 external interrupt A-D conversion UART1 transmit UART1 receive UART0 transmit UART0 receive Timer B2 Timer B1 Timer B0 Timer A4 Timer A3 Timer A2 Timer A1 Timer A0 Watchdog timer DBC (Do not select.) Break instruction (Do not select.) Zero divide Reset 00FFB816 00FFBA16 00FFBC16 00FFBE16 00FFC016 00FFC216 00FFC416 00FFC616 00FFCA16 00FFD016 00FFD216 00FFD416 00FFD616 00FFD816 00FFDA16 00FFDC16 00FFDE16 00FFE016 00FFE216 00FFE416 00FFE616 00FFE816 00FFEA16 00FFEC16 00FFF616 00FFF816 00FFFA16 00FFFC16 00FFFE16 00FFB916 00FFBB16 00FFBD16 00FFBF16 00FFC116 00FFC316 00FFC516 00FFC716 00FFCB16 00FFD116 00FFD316 00FFD516 00FFD716 00FFD916 00FFDB16 00FFDD16 00FFDF16 00FFE116 00FFE316 00FFE516 00FFE716 00FFE916 00FFEB16 00FFED16 00FFF716 00FFF916 00FFFB16 00FFFD16 00FFFF16
7
6
5
4
3
2
1
0 External interrupt input read register
Address 9516
Undefined at read. INT3 read bit INT4 read bit INT5 read bit INT6 read bit INT7 read bit
Fig. 12 Bit configuration of external interrupt input read register
21
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Interrupt priority level select bits (Note 1) Interrupt request bit 0 : No interrupt requested 1 : Interrupt requested
Interrupt control register bit configuration for A-D converter, UART0, UART1, timer A0 to timer A9, and timer B0 to timer B2.
7
6
5
4
3
2
1
0 Interrupt priority level select bits (Note 1) Interrupt request bit (Note 2) 0 : No interrupt requested 1 : Interrupt requested Polarity select bit 0 : Interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : Interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected. Level/Edge select bit 0 : Edge sense 1 : Level sense
Interrupt control register bit configuration for INT3- INT7
Notes 1: Use the MOVM (MOVMB) instruction or the STA (STAB, STAD) instruction for writing to this bit. 2: Interrupt request bits of INT3 to INT7 are invalid when the level sense is selected.
Fig. 13 Bit configuration of interrupt control register
22
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Table 4. Addresses of interrupt control registers Interrupt control registers INT3 interrupt control register INT4 interrupt control register A-D interrupt control register UART0 transmit interrupt control register UART0 receive interrupt control register UART1 transmit interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer A4 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register Timer A9 interrupt control register INT5 interrupt control register INT6 interrupt control register INT7 interrupt control register
Addresses 00006E16 00006F16 00007016 00007116 00007216 00007316 00007416 00007516 00007616 00007716 00007816 00007916 00007A16 00007B16 00007C16 0000F516 0000F616 0000F716 0000F816 0000F916 0000FD16 0000FE16 0000FF16
For reset, watchdog timer, zero divide, and address match detection interrupts, which do not have an interrupt control register, the processor interrupt level (IPL) is set as shown in Table 5.
Priority is determined by hardware

Watchdog timer
Reset
A-D converter, UART, etc. interrupts Priority can be changed by software inside .
Fig. 14 Interrupt priority
Level 0 Timer A9 Timer A8 Timer A7 Timer A6 Timer A5 INT7
Interrupts caused by the address matching detection and when dividing by zero are software interrupts and are not included in Figure 14. Other interrupts previously mentioned are A-D converter, UART, etc. interrupts. The priority of these interrupts can be changed by changing the priority level in the corresponding interrupt control register by software. Figure 15 shows a diagram of the interrupt priority detection circuit When an interrupt is caused, each interrupt device compares its own priority with the priority from above and if its own priority is higher, then it sends the priority below and requests the interrupt. If the priorities are the same, the one above has priority. This comparison is repeated to select the interrupt with the highest priority among the interrupts that are being requested. Finally the selected interrupt is compared with the processor interrupt priority level (IPL) contained in the processor status register (PS) and the request is accepted if it is higher than IPL and the interrupt disable flag I is "0". The request is not accepted if flag I is "1". The reset and watchdog timer interrupts are not affected by the interrupt disable flag I. When an interrupt is accepted, the contents of the processor status register (PS) is saved to the stack and the interrupt disable flag I is set to "1". Furthermore, the interrupt request bit of the accepted interrupt is cleared to "0" and the processor interrupt priority level (IPL) in the processor status register (PS) is replaced by the priority level of the accepted interrupt. Therefore, multi-level priority interrupts are possible by resetting the interrupt disable flag I to "0" and enable further interrupts.
INT6 INT5 I N T4 INT3 A-D Interrupt request UART1 transmit UART1 receive UART0 transmit UART0 receive Timer B2 Timer B1 Watchdog timer Timer B0 Timer A4 Timer A3 Timer A2 Interrupt disable flag I Timer A1 IPL Timer A0
Reset
Fig. 15 Interrupt priority detection
23
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
The interrupt request bit and the interrupt priority level of each interrupt source are sampled and latched at each operation code fetch cycle while fsys is "H". However, no sampling pulse is generated until the cycles whose number is selected by software has passed, even if the next operation code fetch cycle is generated. The detection of an interrupt which has the highest priority is performed during that time. As shown in Figure 16, there are three different interrupt priority detection time from which one is selected by software. After the selected time has elapsed, the highest priority is determined and is processed after the currently executing instruction has been completed. The time is selected with bits 4 and 5 of the processor mode register 0 (address 5E16) shown in Figure 11. Table 6 shows the relationship between these bits and the number of cycles. After a reset, the processor mode register 0 is initialized to "0016." Therefore, the longest time is automatically set, however, the shortest time must be selected by software.
Table 5. Value loaded in processor interrupt level (IPL) during an interrupt Interrupt types Reset Watchdog timer Zero divide Address matching detection Setting value 0 7 Not change value of IPL. Not change value of IPL.
Table 6. Relationship between interrupt priority detection time select bit and number of cycles Priority detection time select bit Bit 5 0 0 1 Bit 4 0 1 0 Number of cycles (Note) 7 cycles of fsys 4 cycles of fsys 2 cycles of fsys
Note: For system clock fsys, refer to the section on the clock generating circuit.
fsys
Operation code fetch cycle
Sampling pulse 00 01 10
b5 b4
(Note)
Priority detection time Select one between 00 to 10 with bits 4 and 5 of processor mode register 0
Note: This pulse resides when 2 cycles of fsys is selected.
Fig. 16 Interrupt priority detection time
24
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Port P2 pin function control register Pin TB0IN select bit 0: Allocate pin TB0IN to P55. 1: Allocate pin TB0IN to P24. Pin TB1IN select bit 0: Allocate pin TB1IN to P56. 1: Allocate pin TB1IN to P25. Pin TB2IN select bit 0: Allocate pin TB2IN to P57. 1: Allocate pin TB2IN to P26.
Address AE16
Pin INT3/RTPTRG0 select bit 0: Allocate pin INT3/RTPTRG0 to P74 (Note). 1: Allocate pin INT3/RTPTRG0 to P27.
Note: When pin INT3/RTPTRG0 is allocated to P74, be sure that the D-A1 output enable bit (bit 1 at address 9616) = "0" (output disabled).
Fig. 17 Bit configuration of port P2 pin function control register
25
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
TIMER
There are eight 16-bit timers. They are divided by type into timer A (10) and timer B (3). The timer I/O pins are multiplexed with I/O pins for ports P2, P5 and P6. To use these pins as timer input pins, the port direction register bit corresponding to the pin must be cleared to "0" to specify input mode.
selected by bits 0 and 1 of this register. Each of timers A3, and A5 through A8 has no its own I/O pins. Therefore, these timers are available only in the timer mode.
(1) Timer mode [00]
Figure 20 shows the bit configuration of the timer Ai mode register in the timer mode. Bits 0, 1 and 5 of the timer Ai mode register must be "0" in timer mode. The timer A's count source is selected by bits 6 and 7 of the timer Ai mode register and the contents of the timer A clock division select register. (See Table 7.) The counting of the selected clock starts when the count start bit is "1" and stops when it is "0". Figure 21 shows the bit configuration of the count start bit. The counter is decremented, an interrupt is caused and the interrupt request bit in the timer Ai interrupt control register is set when the contents becomes 000016. At the same time, the contents of the reload register is transferred to the counter and count is continued.
TIMER A
Figure 18 shows a block diagram of timer A. Timer A has four modes: timer mode, event counter mode, one-shot pulse mode, and pulse width modulation mode. The mode is selected with bits 0 and 1 of the timer Ai mode register (i = 0 to 9). Each of these modes is described below. Figure 19 shows the bit configuration of the timer A clock division select register. Timers A0 to A9 use the count source which has been
Timer A clock division select bit f2 f1 f16 f64 f512 f4096
Count source select bits
Data bus (odd)
Data bus (even) (Low-order 8 bits) * Timer * One-shot pulse * Pulse width Timer (gate function) Counter (16) Polarity selection TAiIN (i = 0-9) (Note) External trigger Event counter Count start registers 0, 1 (Addresses 4016, 4116) Countdown Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Countup/Countdown switching "Countdown" is always selected when not in the event counter mode.
Addresses Addresses
(High-order 8 bits)
Reload register(16)
Up-down registers 0, 1 (Addresses 4416, C416) Pulse output Toggle flip-flop TAiOUT (i = 0-9) (Note) Note: Each of timers A3, and A5 through A8 has no I/O pin.
4716 4916 4B16 4D16 4F16
4616 4816 4A16 4C16 4E16
Timer A5 Timer A6 Timer A7 Timer A8 Timer A9
C716 C916 CB16 CD16 CF16
C616 C816 CA16 CC16 CE16
Fig. 18 Block diagram of timer A
26
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
When bit 2 of the timer Ai mode register is "1", the output is generated from TAiOUT pin. The output is toggled each time the contents of the counter reaches to 000016. When the contents of the count start bit is "0", "L" is output from TAiOUT pin. When bit 2 is "0", TAiOUT can be used as a normal port pin. When bit 4 is "0", TAiIN can be used as a normal port pin. When bit 4 is "1", counting is performed only while the input signal from the TAiIN pin is "H" or "L" as shown in Figure 22. Therefore, this can be used to measure the pulse width of the TAiIN input signal. Whether to count while the input signal is "H" or while it is "L" is determined by bit 3. If bit 3 is "1", counting is performed while the TAiIN pin input signal is "H" and if bit 3 is "0", counting is performed while it is "L". Note that, the duration of "H" or "L" on the TAiIN pin must be 2 or more cycles of the timer count source. When data is written to timer Ai register with timer Ai halted, the same data is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The new data is reloaded from the reload register to the counter at the next reload time and counting continues. The contents of the counter can be read at any time. When the value set in the timer Ai register is n, the timer frequency division ratio is 1/(n+1).
76543210 Timer A clock division select register Timer A clock division select bit (See Table 7.) "0" at read.
Address 4516
Fig. 19 Bit configuration of timer A clock division select register
Table 7. Relationship between timer A clock division select bits, clock source select bits, and count source
Clock source select bits (bits 7 and 6 at addresses 5616 to 5A16) (bits 7 and 6 at addresses D616 to DA16) 00 01 10 11 Timer A clock division select bits (bits 1 and 0 at address 4516) 00 f2 f16 f64 f512 01 f1 f16 f64 f4096 10 f1 f64 f512 f4096 11 Do not select.
Note: Timers A0 to A9 use the same clock, which is selected by the timer A clock division select bits.
7
6
5
4
3
2
1
0
0
0
0
Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A3 mode register Timer A4 mode register
Addresses 5616 5716 5816 5916 5A16
Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register
Addresses D616 D716 D816 D916 DA16
0 0 : Always "00" in timer mode 0 : No pulse output (TAiOUT is normal port pin.) 1 : Pulse output (TAiOUT is pulse output pin.) (Note) 0 x : No gate function (TAiIN is normal port pin.) (Note) 1 0 : Count only while TAiIN input is "L". 1 1 : Count only while TAiIN input is "H". 0 : Always "0" in timer mode. Clock source select bits See Table 7.
Note: Each of timers A3, and A5 through A8 has no I/O pin. Therfore, fix each of these bits to "0".
Fig. 20 Bit configuration of timer Ai mode register in timer mode
27
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Count start register 0 Address (Stopped at "0", Started at "1") 4016 Timer A0 count start bit Timer A1 count start bit Timer A2 count start bit Timer A3 count start bit Timer A4 count start bit Timer B0 count start bit Timer B1 count start bit Timer B2 count start bit
7
6
5
4
3
2
1
0 Count start register 1 Address (Stopped at "0", Started at "1") 4116 Timer A5 count start bit Timer A6 count start bit Timer A7 count start bit Timer A8 count start bit Timer A9 count start bit
Fig. 21 Bit configuration of count start register
Selected clock source fi
TAiIN
Timer mode register Bit 4 1 Bit 3 0
Timer mode register Bit 4 1 Bit 3 1
Fig. 22 Count waveform when gate function is available
28
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
(2) Event counter mode [01]
Figure 23 shows the bit configuration of the timer Ai mode register in the event counter mode. In event counter mode, bit 0 of the timer Ai mode register must be "1" and bits 1 and 5 must be "0". The input signal from the TAiIN pin is counted when the count start bit shown in Figure 21 is "1" and counting is stopped when it is "0". Count is performed at the fall of the input signal when bit 3 is "0" and at the rise of the signal when it is "1". In event counter mode, whether to increment or decrement the count can be selected with the up-down bit or the input signal from the TAiOUT pin. When bit 4 of the timer Ai mode register is "0", the up-down bit is used to determine whether to increment or decrement the count (decrement when the bit is "0" and increment when it is "1"). Figure 24 shows the bit configuration of the up-down register. When bit 4 of the timer Ai mode register is "1", the input signal from the TAiOUT pin is used to determine whether to increment or decrement the count. However, note that bit 2 must be "0" if bit 4 is "1". It is because if bit 2 is "1", TAiOUT pin becomes an output pin to output pulses. The count is decremented when the input signal from the TAiOUT pin is "L" and incremented when it is "H". Determine the level of the input signal from the TAiOUT pin before a valid edge is input to the TAiIN pin. An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set when the counter reaches 000016 (decrement count) or FFFF16 (increment count). At the same time, the contents of the reload register is transferred to the counter and the count is continued. When bit 2 is "1", each time the counter reaches 000016 (decrement
count) or FFFF16 (increment count), the waveform's polarity is reversed and is output from TAiOUT pin. If bit 2 is "0", TAiOUT pin can be used as a normal port pin. However, if bit 4 is "1" and the TAiOUT pin is used as an output pin, the output from the pin changes the count direction. Therefore, bit 4 must be "0" unless the output from the TAiOUT pin is to be used to select the count direction. Data write and data read are performed in the same way as for timer mode. That is, when data is written to timer Ai halted, it is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The counter can be read at any time. In event counter mode, whether to increment or decrement the counter can also be determined by supplying two kinds of pulses of which phases differ by 90 to timer A2, A4, or A9. There are two types of two-phase pulse processing operations. One uses timer A2, and the other uses timers A4 and A9. In both processing operations, two pulses described above are input to the TAjOUT (j = 2, 4, 9) pin and TAjIN pin respectively. When timer A2 is used, as shown in Figure 25, the count is incremented when a rising edge is input to the TA2IN pin after the level of TA2OUT pin changes from "L" to "H", and when the falling edge is input, the count is decremented. For timers A4 and A9, as shown in Figure 26, when a phase-related pulse with a rising edge input to the TAkIN pin is input after the level of TAkOUT (k = 4, 9) pin changes from "L" to "H", the count is incremented at the respective rising edge and falling edge of the TAkOUT pin and TAkIN pin.
7 x
6 x
5 0
4
3
2
1 0
0 1
Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A3 mode register Timer A4 mode register
Addresses 5616 5716 5816 5916 5A16
Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register
Addresses D616 D716 D816 D916 DA16
0 1 : Always "01" in event counter mode 0 : No pulse output 1 : Pulse output 0 : Count at the falling edge of input signal 1 : Count at the rising edge of input signal 0 : Increment or decrement according to up/down bit 1 : Increment or decrement according to TAiOUT pin input signal level 0 : Always "0" in event counter mode x x : Not used in event counter mode
Note: Each of timers A3, and A5 through A8 has no I/O pin. Therefore, this mode cannot be selected for these timers.
Fig. 23 Bit configuration of timer Ai mode register in event counter mode
29
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Up-down register 0 Timer A0 up-down bit Timer A1 up-down bit Timer A2 up-down bit Timer A3 up-down bit Timer A4 up-down bit
Address 4416
7
6
5
4
3
2
1
0 Up-down register 1 Timer A5 up-down bit Timer A6 up-down bit Timer A7 up-down bit Timer A8 up-down bit Timer A9 up-down bit
Address C416
Timer A2 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode Timer A3 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode Timer A4 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode
Timer A7 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode Timer A8 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode Timer A9 two-phase pulse signal processing select bit 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing mode
Note: Each of timers A3, and A5 through A8 has no I/O pin. Therefore, the content of this bit is invalid.
Fig. 24 Bit configuration of up-down register
When a phase-related pulse with a falling edge input to the TAkOUT pin is input after the level of TAkIN pin changes from "H" to "L", the count is decremented at the respective rising edge and falling edge of the TAkIN pin and TAkOUT pin. When performing this two-phase pulse signal processing, timer Aj mode register bit 0 and bit 4 must be set to "1" and bits 1, 2, 3, and 5 must be "0". Bits 6 and 7 are ignored. (See Figure 27.) Note that bits 5 and 7 of the up-down register 0 (address 4416) are the two-phase pulse signal processing select bits for timers A2 and A4 respectively. Also, bit 7 of the updown register 1 (address C416) is the two-phase pulse signal processing select bit for timer A9. Each timer operates in normal event counter mode when the corresponding bit is "0" and performs twophase pulse signal processing when it is "1". Count is started by setting the count start bit to "1". Data write and read are performed in the same way as for normal event counter mode. Note that the direction register of the input port must be set to input mode because two kinds of pulse signals, described above, are input. Also, there can be no pulse output in this mode.
TA2OUT
TA2IN Incrementcount Incrementcount Incrementcount Decrementcount Decrementcount Decrementcount
Fig. 25 Two-phase pulse processing operation of timer A2
TAkOUT Increment-count at each edge TAkIN (k = 4, 9) Increment-count at each edge
Fig. 26 Two-phase pulse processing operation of timers A4 and A9

Decrement-count at each edge
Decrement-count at each edge
7 x
6 x
5 0
4 1
3 0
2 0
1 0
0 1
Timer A2 mode register Timer A4 mode register Timer A9 mode register
0 1 : Always "01" in event counter mode 0 1 0 0 : Always "0100" when processing two-phase pulse signal x x : Not used in event counter mode
Fig. 27 Bit configuration of timer Aj mode register when performing two-phase pulse signal processing in event counter mode

Addresses 5816 5A16 CA16
30
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
(3) One-shot pulse mode [10]
Figure 28 shows the bit configuration of the timer Ai mode register in the one-shot pulse mode. In one-shot pulse mode, bit 0 and bit 5 must be "0" and bit 1 and bit 2 must be "1". The trigger is enabled when the count start bit is "1". The trigger can be generated by software or it can be input from the TAiIN pin. Software trigger is selected when bit 4 is "0" and the input signal from the TAiIN pin is used as the trigger when it is "1". Bit 3 is used to determine whether to trigger at the fall of the trigger signal or at the rise. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise of the trigger signal when it is "1". Software trigger is generated by setting "1" to a bit in the one-shot start register. Each bit corresponds to each timer. Figure 29 shows the bit configuration of the one-shot start register. As shown in Figure 30, when a trigger signal is received, the counter counts the clock selected by bits 6 and 7 and the contents of the timer A clock division select register. (Set Table 7.) If the contents of the counter is not 000016, the TAiOUT pin goes "H" when a trigger signal is received. The count direction is decrement. When the counter reaches 000116, the TAiOUT pin goes "L" and count is stopped. The contents of the reload register is transferred to the counter. At the same time, an interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set. This is repeated each time a trigger signal is received.
The output pulse width is 1 pulse frequency of the selected clock x (counter's value at the time of trigger). If the count start flag is "0", TAiOUT goes "L". Therefore, the value corresponding to the desired pulse width must be written to timer Ai before setting the timer Ai count start bit. As shown in Figure 31, a trigger signal can be received before the operation for the previous trigger signal is completed. In this case, the contents of the reload register is transferred to the counter by the trigger and then that value is decremented. Except when retriggering while operating, the contents of the reload register are not transferred to the counter by triggering. When retriggering, there must be at least one timer count source cycle before a new trigger can be issued. Data write is performed in the same way as for timer mode. When data is written in timer Ai halted, it is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. Undefined data is read when timer Ai is read.
7
6
5 0
4
3
2 1
1 1
0 0
Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A3 mode register Timer A4 mode register
Address 5616 5716 5816 5916 5A16
Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register
Address D616 D716 D816 D916 DA16
1 0 : Always "10" in one-shot pulse mode 1 : Always "1" in one-shot pulse mode 0 x : Software trigger 1 0 : Trigger at the falling edge of TAiIN input 1 1 : Trigger at the rising edge of TAiIN input 0 : Always "0" in one-shot pulse mode Clock source select bits (See Table 7.)
Note: Each of timers A3, and A5 through A8 has no I/O pin. Therefore, this mode cannot be selected for these timers.
Fig. 28 Bit configuration of timer Ai mode register in one-shot pulse mode
31
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
76 0
5
4
3
2
1
0 One-shot start register 0 Timer A0 one-shot start bit Timer A1 one-shot start bit Timer A2 one-shot start bit Timer A3 one-shot start bit Timer A4 one-shot start bit Fix this bit to "0".
Address 4216
76 0
5
4
3
2
1
0 One-shot start register 1 Timer A5 one-shot start bit Timer A6 one-shot start bit Timer A7 one-shot start bit Timer A8 one-shot start bit Timer A9 one-shot start bit Fix this bit to "0".
Address 4316
Fig. 29 Bit configuration of one-shot start register
Selected clock source fi
TAiIN (rising edge)
TAiOUT
Example when the contents of the reload register is 000316
Fig. 30 Pulse output example when external rising edge is selected
Selected clock source fi
TAiIN (rising edge)
TAiOUT
Example when the contents of the reload register is 000416
Fig. 31 Example when trigger is re-issued during pulse output
32
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
(4) Pulse width modulation mode [11]
Figure 32 shows the bit configuration of the timer Ai mode register in the pulse width modulation mode. In pulse width modulation mode, bits 0, 1, and 2 must be set to "1". Bit 5 is used to determine whether to perform 16-bit length pulse width modulator or 8-bit length pulse width modulator. 16-bit length pulse width modulator is selected when bit 5 is "0" and 8-bit length pulse width modulator is selected when it is "1". The 16-bit length pulse width modulator is described first. The pulse width modulator can be started with a software trigger or with an input signal from a TAiIN pin (external trigger). The software trigger mode is selected when bit 4 is "0". Pulse width modulator is started and a pulse is output from TAiOUT when the count start bit is set to "1". The external trigger mode is selected when bit 4 is "1". Pulse width modulation starts when a trigger signal is input from the TAiIN pin when the count start bit is "1". Whether to trigger at the fall or rise of the trigger signal is determined by bit 3. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise when it is "1". When data is written to timer Ai with the pulse width modulator halted, it is written to the reload register and the counter. Then when the count start bit is set to "1" and a software trigger or an external trigger is issued to start modulation, the waveform shown in Figure 33 is output continuously. Once modulation is started, triggers are not accepted. If the value in the reload register is m, the duration "H" of pulse is 1 xm selected clock frequency and the output pulse period is 1 x (216 - 1). selected clock frequency An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set at each fall of the output pulse.
The width of the output pulse is changed by updating timer data. The update can be performed at any time. The output pulse width is changed at the rise of the pulse after data is written to the timer. The contents of the reload register are transferred to the counter just before the rise of the next pulse so that the pulse width is changed from the next output pulse. Undefined data is read when timer Ai is read. The 8-bit length pulse width modulator is described next. The 8-bit length pulse width modulator is selected when the timer Ai mode register bit 5 is "1". The reload register and the counter are both divided into 8-bit halves. The low-order 8 bits function as a prescaler and the high-order 8 bits function as the 8-bit length pulse width modulator. The prescaler counts the clock selected by bits 6, 7, and the contents of the timer A clock division select register. (See Table 7.) A pulse is generated when the counter reaches 000016 as shown in Figure 34. At the same time, the contents of the reload register is transferred to the counter and count is continued. Therefore, if the low-order 8 bits of the reload register are n, the period of the generated pulse is 1 selected clock frequency x (n + 1).
The high-order 8 bits function as an 8-bit length pulse width modulator using this pulse as input. The operation is the same as for 16-bit length pulse width modulator except that the length is 8 bits. If the high-order 8 bits of the reload register are m, the duration "H" of pulse is 1 x (n + 1) x m. selected clock frequency And the output pulse period is 1 x (n + 1) x (28 - 1). selected clock frequency
7
6
54
3
2 1
10 11
Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A3 mode register Timer A4 mode register
Address 5616 5716 5816 5916 5A16
Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register
Address D616 D716 D816 D916 DA16
1 1 : Always "11" in pulse width modulation mode 1 : Always "1" in pulse width modulation mode 0 x : Software trigger 1 0 : Trigger at the falling of TAiIN input 1 1 : Trigger at the rising of TAiIN input 0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator Clock source select bits (See Table 7.) Note: Each of timers A3, and A5 through A8 has no I/O pin. Therefore, this mode cannot be selected for these timers.
Fig. 32 Bit configuration of timer Ai mode register in pulse width modulation mode
33
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
1/fi x (216 - 1)
Selected clock source fi
TAiIN (rising edge) This trigger is not accepted 1/fi x (m)
TAiOUT
Example when the contents of the reload register is 000316
Fig. 33 16-bit length pulse width modulator output pulse example
1/fi x (n + 1) x (28 - 1)
Selected clock source fi
TAiIN (falling edge) 1/fi x (n + 1) Prescaler output (when n = 2)
1/fi x (n + 1) x (m) 8-bit length pulse width modulator output (when m = 2)
Fig. 34 8-bit length pulse width modulator output pulse example
34
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
TIMER B
Figure 35 shows a block diagram of timer B. Timer B has three modes: timer mode, event counter mode, and pulse period measurement/pulse width measurement mode. The mode is selected with bits 0 and 1 of the timer Bi mode register (i=0 to 2). Each of these modes is described below.
(1) Timer mode [00]
Figure 36 shows the bit configuration of the timer Bi mode register in the timer mode. Bits 0 and 1 of the timer Bi mode register must always be "0" in timer mode. Bits 6 and 7 are used to select the clock source. The counting of the selected clock starts when the count start bit is "1" and stops when "0". As shown in Figure 21, the timer Bi's count start bits are allocated at
the same address to which some of the timer Ai's count start bits are allocated. (In other words, they are allocated in the count start register 0.) The count is decremented, an interrupt occurs, and the interrupt request bit in the timer Bi interrupt control register is set when the contents becomes 000016. At the same time, the contents of the reload register is stored in the counter and count is continued. Timer Bi does not have a pulse output function or a gate function like timer A. When data is written to timer Bi halted, it is written to the reload register and the counter. When data is written to timer Bi which is busy, the data is written to the reload register, but not to the counter. The new data is reloaded from the reload register to the counter at the next reload time and counting continues. The contents of the counter can be read at any time.
Data bus (odd) Count source select bits f2 f16 f64 f512 * Timer mode * Pulse period measurement/Pulse width measurement mode * Event counter mode Data bus (even) (Low-order 8 bits) Reload register (16) (High-order 8 bits)
TBiIN
Polarity selection and edge pulse generator
fX32
Count start register 0 (Address 4016)
Counter (16)
Timer B2 clock source select bit (Note 2)
Addresses Timer B0 5116 5016 Timer B1 5316 5216 Timer B2 5516 5416
Counter reset circuit
Timer B2 clock source select bit : Bit 6 at address 6316 Notes 1: Perform a write and read to/from timer Bi register in the condition of 16-bit data length : data length flag (m) = "0". 2: Only for timer B2, a count source in the event counter mode can be selected.
Fig. 35 Block diagram of timer B
35
P
. . nge tion ifica t to cha pec al s subjec fin ot a its are is n m This tric li ice: arame Not e p Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
(2) Event counter mode [01]
Figure 37 shows the bit configuration of the timer Bi mode register in the event counter mode. In event counter mode, bit 0 in the timer Bi mode register must be "1" and bit 1 must be "0". The input signal from the TBiIN pin is counted when the count start bit is "1" and counting is stopped when it is "0". Count is performed at the fall of the input signal when bits 2 and 3 are "0" and at the rise of the input signal when bit 3 is "0" and bit 2 is "1". When bit 3 is "1" and bit 2 is "0", count is performed at the rise and fall of the input signal. Data write, data read and timer interrupt are performed in the same way as for timer mode. Only for timer B2, when the timer B2 clock source select bit of the particular function select register 1 (bit 6 at address 6316) = "1" in the event counter mode, fX32 (Note) can be selected. (When this bit is "0", an input signal from pin TB2IN becomes the count source as described above.) For the bit configuration of the particular function select register 1, refer to the section on the standby function. Also, the pin position where pin TBiIN is to be allocated can be selected by the pin TBiIN select bit (bit 0, 1, or 2 at address AE16; the port P2 pin function control register). Note: fX32 = f(XIN)/32
measurement mode except that the clock is counted from the fall of the TBiIN pin input signal to the next rise or from the rise of the input signal to the next fall as shown in Figure 40.
76543210 xxxx00
Timer B0 mode register Timer B1 mode register Timer B2 mode register
Address 5B16 5C16 5D16
0 0 : Always "00" in timer mode x x x : Not used in timer mode and may be any Not used in timer mode Clock source select bits 0 0 : Select f2 0 1 : Select f16 1 0 : Select f64 1 1 : Select f512
Fig. 36 Bit configuration of timer Bi mode register in timer mode
76543210 xxxx 01
Timer B0 mode register Timer B1 mode register Timer B2 mode register
Address 5B16 5C16 5D16
(3) Pulse period measurement/Pulse width measurement mode [10]
Figure 38 shows the bit configuration of the timer Bi mode register in the pulse period measurement/pulse width measurement mode. In the pulse period measurement/pulse width measurement mode, bit 0 must be "0" and bit 1 must be "1". Bits 6 and 7 are used to select the clock source. The selected clock is counted when the count start bit is "1" and counting stops when it is "0". The pulse period measurement mode is selected when bit 3 is "0". In the pulse period measurement mode, the selected clock is counted during the interval starting at the fall of the input signal from the TBiIN pin to the next fall or at the rise of the input signal to the next rise; the result is stored in the reload register. In this case, the reload register acts as a buffer register. When bit 2 is "0", the clock is counted from the fall of the input signal to the next fall. When bit 2 is "1", the clock is counted from the rise of the input signal to the next rise. In the case of counting from the fall of the input signal to the next fall, counting is performed as follows. As shown in Figure 39, when the fall of the input signal from TBiIN pin is detected, the contents of the counter is transferred to the reload register. Next, the counter is cleared and count is started from the next clock. When the fall of the next input signal is detected, the contents of the counter is transferred to the reload register once more, the counter is cleared, and the count is started. The period from the fall of the input signal to the next fall is measured in this way. After the contents of the counter is transferred to the reload register, an interrupt request signal is generated and the interrupt request bit in the timer Bi interrupt control register is set. However, no interrupt request signal is generated when the contents of the counter is transferred first to the reload register after the count start bit is set to "1". When bit 3 is "1", the pulse width measurement mode is selected. Pulse width measurement mode is the same as the pulse period
0 1 : Always "01" in event counter mode 0 0 : Count at the falling edge of input signal 0 1 : Count at the rising edge of input signal 1 0 : Count at the both falling edge and rising edge of input signal x x x x : Not used in event counter mode
Fig. 37 Bit configuration of timer Bi mode register in event counter mode
76543210 10
Timer B0 mode register Timer B1 mode register Timer B2 mode register
Address 5B16 5C16 5D16
1 0 : Always "10" in pulse period measurement/pulse width measurement mode 0 0 : Count from the falling edge of input signal to the next falling one 0 1 : Count from the rising edge of input signal to the next rising one 1 0 : Count from the falling edge of input signal to the next rising one and from the rising edge to the next falling one Conut-type select bit 0 : Counter-clear type 1 : Free-run type Timer Bi overflow flag Clock source select bits 0 0 : Select f2 0 1 : Select f16 1 0 : Select f64 1 1 : Select f512
Fig. 38 Bit configuration of timer Bi mode register in pulse period measurement/pulse width measurement mode
36
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
When timer Bi is read, the contents of the reload register is read. Note that in this mode, the interval between the fall of the TBiIN pin input signal to the next rise or from the rise to the next fall must be at least two cycles of the timer count source. Timer Bi overflow flag which is bit 5 of timer Bi mode register is set to "1" when the timer Bi counter reaches 000016, which indicates that a pulse width or pulse period is longer than that which can be measured by a 16-bit length.
This flag is cleared by writing data to the corresponding timer Bi mode register. This flag is set to "1"at reset. In these modes, the count type can be selected by the count-type select bit (bit 4 of the timer Bi mode register). When this bit = "1", the free-run type is selected; in this case, even when a valid edge is input to pin TBiIN, the contents of the counter will not be cleared to "000016", and counting will continue. However, when a valid edge is input, an interrupt-requesting signal will be generated.
Selected clock source fi
TBiIN
Reload register Counter
Counter 0
Count start bit
Interrupt request signal
Fig. 39 Pulse period measurement mode operation (example of measuring the interval between the falling edge to next falling one)
Selected clock source fi
TBiIN
Reload register Counter
Counter 0
Count start bit
Interrupt request signal
Fig. 40 Pulse width measurement mode operation
37
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
TIMER FUNCTION FOR MOTOR CONTROL
Three-phase motor drive waveform or pulse motor drive waveform can be output by using plural internal timers As. These modes are explained bellow.
7
6
5 x
4
3
2 1
1 0
0 0
Waveform output mode register Waveform output select bits 100 : Fix to "100" in three-phase waveform mode
Address A616
Three-phase motor drive waveform output mode (three-phase waveform mode)
Three-phase waveform mode using timers A0, A1, A2 and A3 is selected by setting the waveform output select bits of the waveform output mode register (bits 2 through 0 at address A616, Figure 41) to "1002". There are two types of the three-phase waveform mode: threephase mode 0 and three-phase mode 1. Bit 4 of the waveform output mode register selects either mode. In the three-phase waveform mode, set the corresponding timer mode registers of timers A0, A1, and A2 to select the one-shot pulse mode with the rising edge of an external trigger valid; set the timer mode register of timer A3 to select the timer mode. Figure 43 shows the block diagram in the three-phase waveform mode. The three-phase waveform mode outputs six waveforms, positive waveforms (U, V, W phases) and negative waveforms (U, V, W phases), from the respective ports with "L" level active. Timer A2 controls U and U phases; timer A1 does V and V phases and timer A0 does W and W phases. Timer A3 controls these oneshot pulses' periods of timers A2, A1 and A0. In the waveform output, a short circuit prevention time can be set to prevent "L" level of positive waveform outputs (U, V, W phases) from overlapping with "L" level of their negative waveform outputs (U, V, W phases). The short circuit prevention time can be set with three 8bit dead-time timers, sharing one reload register. The dead-time timer operates as a one-shot timer. It's start trigger is selected from the following two types: both the rising and falling edges of timers A0 to A2's one-shot pulses or their falling edges. Additionally, bit 6 of the waveform output mode register (address A616) controls this selection. When that bit is "0", both the rising and falling edges are selected; when that bit is "1", the falling edges are selected.
(Valid in three-phase mode 1) Three-phase output polarity set buffer 0 : "H" output 1 : "L" output Three-phase mode select bit 0 : Three-phase mode 0 1 : Three-phase mode 1 Not used in three-phase waveform mode Dead-time timer trigger select bit 0 : Both edge of one-shot pulse with timers A2 to A0 1 : Only the falling edge of one-shot pulse with timers A2 to A0 Waveform output control bit 0 : Waveform output disabled 1 : Waveform output enabled
Fig. 41 Bit configuration of waveform output mode register in threephase waveform mode
7
6
5 0
4 1
3 1
2 0
1 1
0 0
Timer A0 mode register Timer A1 mode register Timer A2 mode register Fix to "10" in three-phase waveform mode
Address 5616 5716 5816
Fix to "0110" in three-phase waveform mode Clock source select bits (See Table 7.)
7
6
5 0
4 0
3 0
2 0
1 0
0 0
Timer A3 mode register
Address 5916
Fix to "000000" in three-phase waveform mode Clock source select bits (See Table 7.)
Fig. 42 Bit configuration of timer A0, A1, A2, mode register and timer A3 mode register in three-phase waveform mode
38
PRE
Interrupt request interval set bit (bit 4 at address A916) DQ Reset R Interval control circuit
"1"
L
A IMIN
Interrupt validity output select bit (bit 5 at address A916) DQ R Timer A3 interrupt request signal
"0"
RY
DQ Reset Clock-source-of-dead-time-timer select bits (bits 7, 6 at address A816) DQ P6OUTCUT Reset T Dead-time timer (8) R 1/2 1/2 f8 f4 Reload register
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
Three-phase output polarity set buffer (bit 3 at address A616)
TR
Waveform output control bit (bit 7 at address A616)
Timer A3 (16) f2
(Timer mode)
Data bus (even-numbered)
Fig. 43 Block diagram in three-phase waveform mode
DQ T U DQ T Dead-time timer (8) T U
Trigger generating circuit U-phase output fix bit (bit 2 at address DQ A816) T U-phase U-phase output fix polarity set bit output control (bit 2 at address DQ circuit A916) "0"
Timer A2
Reload
Timer A21
T
Timer A2 counter (16)
(One-shot pulse mode)
U-phase output polarity set buffer (bit 5 at address A916)
"1"
DQ
Output polarity set toggle flip-flop 2
SQ T RQ
Timer A1
Reload
Timer A11
DQ T
V
T
Timer A1 counter (16) (One-shot pulse mode)
"0"
Trigger generating circuit V-phase output fix bit (bit 1 at address A816) DQ T V-phase V-phase output fix polarity set bit output (bit 1 at address D Q control A916) circuit
V-phase output polarity set buffer (bit 4 at address A916)
"1"
DQ
Output polarity set toggle flip-flop 1
Trigger generating circuit
SQ T RQ
DQ T Dead-time timer (8) T
V
Timer A0
Reload
Timer A01
W-phase output fix bit (bit 0 at address A816) DQ T
DQ T
W
T
Timer A0 counter (16) (One-shot pulse mode)
"0"
W-phase W-phase output fix polarity set bit output control (bit 0 at address D Q circuit A916)
W-phase output polarity set buffer (bit 3 at address A816)
"1"
DQ
Output polarity set toggle flip-flop 0
SQ T RQ
DQ T T b2 T b1 T b0 QD QD Bits 2 through 0 of positiondata-retain function control register (address AA16) QD
W
Q D Three-phase mode select bit R (bit 4 at address A616) Reset
IDU
IDV
IDW
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
39
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
When writing data to the dead-time timer (address A716), the data is written to the reload register shared by three dead-time timers. When the dead-time timers catch the start trigger from the respective timers, the reload register contents are transferred to its counter and the dead-time timer decrements with the clock source selected by bits 6 and 7 of three-phase output data register 0 (address A816). Additionally, this timer can accept another trigger before completion of the preceding trigger operation. In this case, after transferring the reload register contents to the dead-time timer at acceptance of the trigger, the value is decremented. The dead-time timer operates as a one-shot pulse timer. Accordingly, this timer starts pulse output when the trigger is caught, and finishes pulse output and stops operation when its contents become "0016", and waits next trigger.
In the three-phase waveform mode, setting bit 7 of the waveform output mode register (address A616) to "1" makes positive waveforms (U, V, W phases) and their negative waveforms (U, V, W phases) output from the respective ports. When this bit is "0", their ports are floating. This bit is cleared to "0" by inputting a falling edge to pin P6OUTCUT, by reset, or by executing instructions. Additionally, setting bits 2 through 0 of the three-phase output data register 0 (address A816) to "1" makes the corresponding waveform outputs fixed. Whether the outputs are fixed to "H" or "L" is selected by bits 2 through 0 of the three-phase output data register 1 (address A916). Clearing these bits to "0" makes the corresponding waveform outputs fixed to "H"; setting these bits to "1" makes the outputs fixed to "L".
7
6
5 x
4 x
3
2
1
0 Three-phase output data register 0 W-phase output fix bit 0 : Released from output fixation 1 : Output fixed V-phase output fix bit 0 : Released from output fixation 1 : Output fixed U-phase output fix bit 0 : Released from output fixation 1 : Output fixed
Address A816
7 x
6 x
5
4
32 x
1
0 Three-phase output data register 1
Address A916
W-phase fixed output's polarity set bit 0 : "H" output fixed 1 : "L" output fixed V-phase fixed output's polarity set bit 0 : "H" output fixed 1 : "L" output fixed U-phase fixed output's polarity set bit 0 : "H" output fixed 1 : "L" output fixed In three-phase waveform mode, this bit is invalid. It may be either "0" or "1". When three-phase mode 0 is selected: V-phase output polarity set buffer 0 : "H" output 1 : "L" output When three-phase mode 1 is selected: Interrupt request interval set bit 0 : Every second time 1 : Every fourth time When three-phase mode 0 is selected: U-phase output polarity set buffer 0 : "H" output 1 : "L" output When three-phase mode 1 is selected: Interrupt validity output select bit 0 : An interrupt request occurs at each even-numbered underflow of timer A3. 1 : An interrupt request occurs at each odd-numbered underflow of timer A3. In three-phase waveform mode, these bits are invalid. Any of them may be either "0" or "1".
When three-phase mode 0 is selected: W-phase output polarity set buffer 0 : "H" output 1 : "L" output When three-phase mode 1 is selected: It may be either "0" or "1". In three-phase waveform mode, these bits are invalid. Any of them may be either "0" or "1". Clock-source-of-dead-time-timer select bits 0 0 : f2 0 1 : f4 1 0 : f8 1 1 : Do not select.
Fig. 44 Bit configuration of three-phase output data registers 1 and 0 in three-phase waveform mode
40
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
PRE
L
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Three-phase mode 0
In selecting three-phase waveform mode, three-phase mode 0 is selected by setting bit 4 of the waveform output mode register (address A616) to "0". The output polarity of three-phase waveform depends on the output polarity set toggle flip-flop. The positive waveform of the three-phase waveform is "H" output when the toggle flip-flop is "0"; it is "L" output when the toggle flip-flop is "1". (Three-phase waveform is output as a negative waveform.) Each output polarity set toggle flip-flop has the output polarity set buffer shown in Figure 44. When the timer A3's counter contents become 000016, the contents of output polarity set buffer are set into the output polarity set toggle flip-flop. After that, the polarity of the contents of output polarity set toggle flip-flop are reversed each time completion of one-shot pulse of timer (timers A2 to A0) corresponding to each phase. Figure 45 shows an example of U-phase waveform and the output operation is explained. Three-phase mode 0 becomes valid when writing "0" to the U-phase output polarity set buffer (bit 5 at address A916) and actuating the timer A3. When the counter of timer A3 becomes 000016, the timer A3 interrupt request signal occurs and the timer A2 simultaneously starts one-shot pulse output. At this time, the contents of U-phase output polarity set buffer, "0" in this case, are set into the output polarity set toggle flip-flop 2. When the one-shot pulse output of timer A2 is completed, the contents of output polarity set toggle flip-flop 2 is reversed from "0" to "1". Simultaneously, the one-shot pulse of the 8-bit dead-time timer is output for ensuring time not to overlap "L" levels of U phase waveform and its negative U phase waveform. The U-phase waveform output keeps "H" level from the start until the one-shot pulse output of the dead-time timer is completed, even if the contents of output polarity set toggle flip-flop 2 are reversed from "0" to "1" owing to the timer A2's one-shot pulse output. When the one-shot pulse output of the dead-time timer is completed, "1" of output polarity set toggle flip-flop 2 which has been reversed becomes valid and the U phase waveform changes to "L" level.
Then, write "1" to the U-phase output polarity set buffer (bit 5 at address A916) before the counter of timer A3 becomes 000016. After that, when the counter of timer A3 becomes 000016, the timer A2 starts one-shot pulse output. Simultaneously, the contents of Uphase output polarity set buffer, "1" in this case, are set into the output polarity set toggle flip-flop 2 and the U phase waveform remains "L" level. When the one-shot pulse output of timer A2 is completed, the contents of output polarity set toggle flip-flop 2 is reversed from "1" to "0". Simultaneously, the one-shot pulse output of the dead-time timer starts. When the contents of output polarity set toggle flip-flop 2 are reversed from "1" to "0", the U-phase waveform changes its output level from "L" to "H" without waiting for completion of the one-shot pulse output of the dead-time timer. U-phase waveform is generated by repeating the operation above. The way to generate U-phase waveform, which is the negative phase of U-phase, is the same as that for U-phase waveform except that the contents of output polarity set toggle flip-flop 2 are treated as the reversed signal from the case of U-phase waveform. In this way, U-phase waveform and U-phase waveform, having the negative phase of U-phase, are output from the pins so that their "L" levels do not overlap each other. The width of "L" level can be also modified by changing the value of timer A2 or A3. V-, W-phase waveform and V-, W-phase waveform, having their negative phase, are similarly output according to the corresponding timer operation. The explanation above is an example of three-phase waveform generating due to an triangular wave modulation. Three-phase waveform due to a saw-tooth-wave modulation can also be generated by fixing each beginning level of phases.
Signal output each time Timer A3 becomes 000016 One-shot pulse output with timer A2 Contents of output polarity set toggle flip-flop 2
Reversed pulse output signal with dead-time timer
U-phase waveform output
U-phase waveform output
Fig. 45 U-phase waveform output example in three-phase mode 0 (triangular wave modulation)
41
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Three-phase mode 1
In selecting three-phase waveform mode, three-phase mode 1 is selected by setting bit 4 of the waveform output mode register (address A616) to "1". In this mode, each of timers A0 to A2 can have two timer registers and the contents of those registers are alternately reloaded into the counter each time the counter of timer A3 becomes 000016. The interrupt request normally occurs when the counter of timer A3 becomes 000016. However, this occurrence interval can be switched between "every second time" and "every fourth time." Bit 4 of the pulse output data register 1 (address A916) selects that. Additionally, an even-numbered or odd-numbered timer A3's underflow can be used as the occurrence factor of timer A3 interrupt request. Bit 5 of the three-phase output data register 1 (address A916) selects that. When the timer A3's counter contents become 000016, the contents of three-phase output polarity set buffer are set into the output polarity set toggle flip-flop on which the output polarity of three-phase waveform depends. The contents of three-phase output polarity set buffer are reversed after that operation. The polarity of the contents of output polarity set toggle flip-flop is reversed each time completion of one-shot pulse of timer (timers A2 to A0) corresponding to each phase. Figure 46 shows an example of U-phase waveform and the output operation is explained. Write "0" to the three-phase-output-polarity set buffer (bit 3 at address A616). Clear the interrupt request interval set bit (bit 4 at address A916) to "0" so that the timer A3 interrupt request occurs at every second time. Additionally, clear the interrupt validity output select bit (bit 5 at address A916) so that the timer A3 interrupt request occurs at an each even-numbered underflow of timer A3. After the procedure above, three-phase mode 1 starts operation when actuating timer A3. When the counter of timer A3 becomes 000016, the timer A3 interrupt request occurs and timer A2 simultaneously starts one-shot pulse output. At this time, the contents of three-phase output polarity set buffer, "0" in this case, are set into the output polarity set toggle flipflop 2. The contents of three-phase output polarity set buffer are reversed from "0" to "1" after that operation. When the timer A2 counter counts the value written into the timer A2 and the one-shot pulse output of timer A2 is completed, the contents of output polarity set toggle flip-flop 2 are reversed from "0" to "1". Simultaneously, the one-shot pulse of the 8-bit dead-time timer is output for ensuring time, so that "L" levels of U- and U-phase waveforms do not overlap. The U-phase waveform output keeps "H" level from the start until the one-shot pulse output of the dead-time timer is completed, even if the contents of output polarity set toggle flip-flop 2 are reversed from "0" to "1" owing to the timer A2's one-shot pulse output. When the one-shot pulse output of the dead-time timer is completed, "1" of output polarity set toggle flip-flop 2 which has been reversed becomes valid and the U-phase waveform changes to "L" level. Then, when the counter of timer A3 becomes 000016, the timer A2 counter counts the value written into timer A2 and timer A2 starts one-shot pulse output. Simultaneously, the contents of three-phase output polarity set buffer are set into the output polarity set toggle flip-flop 2. However, the U-phase waveform remains "L" level, be-
cause the value is the same ("1"). The contents of three-phase output polarity set buffer are reversed from "1" to "0" after that operation. When the one-shot pulse output of timer A2 is completed, the contents of output polarity set toggle flip-flop 2 is reversed from "1" to "0". Simultaneously, the one-shot pulse output of the dead-time timer starts. When the contents of output polarity set toggle flip-flop 2 is reversed from "1" to "0", the U-phase waveform changes its output level from "L" to "H" without waiting for completion of the one-shot pulse output of the dead-time timer. U-phase waveform is generated by repeating the operation above. The way to generate U-phase waveform, which is the negative phase of U-phase, is the same as that for U-phase waveform except that the contents of output polarity set toggle flip-flop 2 is treated as the reversed signal from the case of U-phase waveform. In this way, U-phase waveform and U-phase waveform, having the negative phase of U-phase, are output from the pins so that their "L" levels do not overlap each other. The width of "L" level can be also modified by changing the value of timers A2, A21, or A3. V-, W-phase waveform and V-, W-phase waveform, having their negative phase, are similarly output according to the corresponding timer operation.
42
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
PRE
L
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Timer A3 interrupt request signal Signal output each time Timer A3 becomes 000016 One-shot pulse output with timer A2 Timer A2 Timer A21 Contents of output polarity set toggle flip-flop 2 Reversed pulse output signal with dead-time timer U-phase waveform output U-phase waveform output n1 n1 n2 n2 n3 n4 n3 n4 n5 n6 n5 n6 n7 n8
Fig. 46 U-phase waveform output example in three-phase mode 1 (triangular wave modulation)
Position-data-retain function
The three-phase waveform mode has the function to retain the input data of the corresponding pin (IDU, IDV, IDW) at an edge of a positive waveform (U, V, or W phase). Whether to retain the data at a falling edge or rising one is selected by bit 3 of the position-data-retain function control register (address AA16). Retain data can be read out by bits 2 through 0 of the position-dataretain function control register (address AA16).
7
6
5
4
3
2
1
0
Position-data-retain function control register
Address AA16
W-phase position-data-retain bit (pin IDW) V-phase position-data-retain bit (pin IDV) U-phase position-data-retain bit (pin IDU) Retain-trigger polarity select bit 0 : Falling edge of each phase s positive waveform 1 : Rising edge of each phase s positive waveform
Fig. 47 Bit configuration of position-data-retain function control register
43
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
PULSE OUTPUT PORT MODE
Figure 48 shows the block diagram in the pulse output port mode. This mode has a 6-bit pulse output port. The waveform output select bits (bits 0 to 2) of waveform output mode register (address A616) select use of pulse output port. The 6-bit pulse output port can also be divided into 4 bits and 2 bits with the pulse output mode select bit (bit 3) of waveform output mode register (address A616); each of them can be individually controlled. Set timers A3 and A0 to the timer mode because they are used in the pulse output port mode. Figure 50 shows the bit configuration of timer A3 and A0 mode registers in the pulse output port mode. Timers A3 and A0 start count when setting the corresponding timer count start bit to "1", and they stop it when clearing that bit to "0".
Each bit using timer A0 as a trigger can also be controlled by an input trigger from pin RTPTRG0. This control is selected by the pulse output trigger select bits of the three-phase output data register 0 (bits 7 and 6 at address A816). Also, this externally-input trigger can be selected from the following three types: falling edges, rising edges, and falling and rising edges. The reversed content of the pulse output data bit can be output to each pulse output port by the pulse output polarity select bit of the three-phase output data register 1 (bit 3 at address A916). When the pulse output polarity select bit = "0", the content of the pulse output data bit is output as it is; when the pulse output polarity select bit = "1", the reversed content is output.
Pulse width modulation timer select bits (bits 5, 4 at address A616)
Pulse width modulation output of timer A1
Pulse output triggger select bits (bits 7, 6 at address A816)
Pulse width modulation output of timer A2 Pulse width modulation output of timer A4
Pulse width modulation circuit
RTPTRG0 Timer A0 Pulse width modulation enable bits 0 through 2 (bits 0 through 2 at address A916) b0 b1 b2 Bits 0 through 3 of threephase output data register 0 (address A816) b0 b1
Data bus (even-numbered) Data bus (odd-numbered)
T DQ DQ DQ
Waveform output control bit 1 (bit 7 at address A616) DQ P6OUTCUT Reset R
T DQ DQ DQ DQ
RTP00 RTP01 RTP02 RTP03
b2 Pulse output mode select bit (bit 3 at address A616) b3
b4 b5
T DQ DQ
RTP10 RTP11
Bits 4, 5 of three-phase output data register 0 (address A816) or Bits 4, 5 of three-phase output data register 1 (address A916) Timer A3
Pulse output polarity select bit (bit 3 at address A916)
Waveform output control bit 0 (bit 6 at address A616) DQ R Reset
Fig. 48 Block diagram in pulse output port mode
44
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
PRE
L
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Waveform output mode register
Address A616
Waveform output select bits 000 : Parallel ports 001 : When pulse mode 0 is selected, RTP0 is selected. When pulse mode 1 is selected, RTP0, RTP11, RTP10 are selected. 010 : When pulse mode 0 is selected, RTP11, RTP10 are selected. When pulse mode 1 is selected, Do not select. 011 : When pulse mode 0 is selected, RTP0, RTP11, RTP10 are selected. When pulse mode 1 is selected, Do not select. Pulse output mode select bit 0 : Pulse mode 0 1 : Pulse mode 1 Pulse width modulation timer select bits 0 0 : When pulse mode 0 is selected (valid only for RTP0), Pulse width modulation by timer A1 When pulse mode 1 is selected (valid only for RTP0, RTP11, RTP10), Pulse width modulation by timer A1 0 1 : When pulse mode 0 is selected, Do not set. When pulse mode 1 is selected (valid only for RTP0, RTP11, RTP10), Pulse width modulation by timer A1 ; RTP02, RTP01, RTP00 Pulse width modulation by timer A2 ; RTP03, RTP11, RTP10 1 0 : When pulse mode 0 is selected, Do not set. When pulse mode 1 is selected (valid only for RTP0, RTP11, RTP10), Pulse width modulation by timer A1 ; RTP01, RTP00 Pulse width modulation by timer A2 ; RTP03, RTP02 Pulse width modulation by timer A4 ; RTP11, RTP10 1 1 : Do not select. Waveform output control bit 0 When pulse mode 0 is selected, 0 : RTP11, RTP10 waveform outputs are disabled. 1 : RTP11, RTP10 waveform outputs are enabled. When pulse mode 1 is selected, Fix this bit to 0 . Waveform output control bit 1 When pulse mode 0 is selected, 0 : RTP0 waveform output is disabled. 1 : RTP0 waveform output is enabled. When pulse mode 1 is selected, 0 : RTP0, RTP11, RTP10 waveform outputs are disabled. 1 : RTP0, RTP11, RTP10 waveform outputs are enabled.
Fig. 49 Bit configuration of waveform output mode register in pulse output port mode
7
6
5 0
4 0
3 0
2 0
1 0
0 0
Timer A0 mode register Timer A3 mode register
Address 5616 5916
Fix these bits to "000000" in pulse output port mode. Clock source select bits (See Table 7.)
Fig. 50 Bit configuration of timer A3 and A0 mode registers in pulse output port mode
45
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
0 Three-phase output data register 0
Address A816
Pulse mode 0
This mode divides a pulse output port into 4 bits and 2 bits and individually controls them. When setting the pulse output mode select bit to "0", and setting bits 2 and 1 to "0" and bit 0 to "1" of the waveform output select bits, four of RTP03, RTP02, RTP01, and RTP00 become the pulse output ports with RTP0 selected. When setting the pulse output mode select bit to "0", and setting bits 2 and 0 to "0" and bit 1 to "1" of the waveform output select bits, two of RTP11, RTP10 become the pulse output ports. When setting the pulse output mode select bit to "0", and setting bit 2 to "0" and bits 1 and 0 to "1" of the waveform output select bits, the following two groups become the pulse output ports: *Two of RTP11, RTP10 *Four of RTP03, RTP02, RTP01, RTP00. Each time the contents of timer A3 counter become 000016, the contents of three-phase output data register 1 (address A916)'s bits 5 and 4, which corresponding to RTP11 and RTP10, are output from ports. Each time the contents of timer A0 counter become 000016, the contents of three-phase output data register 0 (address A816)'s low order 4 bits, which corresponding to RTP03, RTP02, RTP01, RTP00, are output from ports. When writing "0" to the specified one of the pulse output data bits, "L" level is output from the pulse output port when the contents of the corresponding timer counter become 000016; when writing "1" to it, "H" level is output from the pulse output port. In the case that an input trigger of pin RTPTRG0 is selected, the data written to the pulse output data bit is output from the corresponding pulse output port by this selected trigger. Additionally, pulse width modulation can be applied for RTP03, RTP02, RTP01, and RTP00. Because timer A1 is used for pulse width modulation, actuate timer A1 in the pulse width modulation mode. When any of pulse output data bits is "1", the pulse to which pulse width modulation has been applied is output from the pulse output port when the contents of timer A0 counter become 000016. The pulse width modulation using timer A1 can be applied by setting the pulse width modulation enable bit 0 of the three-phase output data register 1 (bit 0 at address A916) to "1" and the pulse width modulation timer select bits of the waveform output mode register (bits 5 and 4 at address A616) to "00". Figure 52 shows example waveforms in pulse mode 0. In ports selecting pulse mode 0, output of RTP11 and RTP10 is controlled by the waveform output control bit 0 (bit 6) of waveform output mode register; output of RTP03, RTP02, RTP01 and RTP00 is done by the waveform output control bit 1 (bit 7). When setting the waveform output control bit to "1", waveform is output from the corresponding port. When clearing that bit to "0", waveform output from the corresponding port stops, and the port becomes floating. The waveform output control bits are cleared to "0" by reset or by executing instructions. Also, the waveform output control bit 1 can be cleared to "0" by inputting a falling edge to pin P6OUTCUT.
RTP00 pulse output data bit RTP01 pulse output data bit RTP02 pulse output data bit RTP03 pulse output data bit RTP10 pulse output data bit; Valid when pulse mode 1 is selected. RTP11 pulse output data bit; Valid when pulse mode 1 is selected. Pulse output trigger select bits 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTPTRG0 1 0 : Rising edge of input signal to pin RTPTRG0 1 1 : Falling and rising edges of input signal to pin RTPTRG0
7 x
6 x
5
4
3
2
1
0 Three-phase output data register 1
Address A916
Pulse width modulation enable bit 0 0 : No pulse width modulation by timer A1 1 : Pulse width modulation by timer A1 Pulse width modulation enable bit 1 0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2 Pulse width modulation enable bit 2 0 : No pulse width modulation by timer A4 1 : Pulse width modulation by timer A4 Pulse output polarity select bit 0 : Positive 1 : Negative RTP10 pulse output data bit; Valid when pulse mode 0 is selected. RTP11 pulse output data bit; Valid when pulse mode 0 is selected. Invalid in pulse output port mode. Any of them may be "0" or "1".
Fig. 51 Bit configuration of three-phase output data registers 1 and 0 in pulse output port mode
46
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
PRE
L
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Pulse mode 1
This mode controls a pulse output port as a 6-bit unit. When setting the pulse output mode select bit to "1", and setting bits 2 and 1 to "0" and bit 0 to "1" of the waveform output select bits, the following become the pulse output ports: *Six of RTP11, RTP10, RTP03, RTP02, RTP01, RTP00 Whether to control these pulse output ports by an underflow of timer A0 or an input edge to pin RTPTRG0 is selected by the pulse output trigger select bit of the three-phase output data register 0 (bits 7 and 6 at address A816). Additionally, pulse width modulation can be applied to the pulse output ports. The pulse width modulation timer select bits of the waveform output mode register (bits 5 and 4 at address A616) select the type of pulse width modulation from the following: (1) When the pulse width modulation timer select bits = "00", the common modulation to six of RTP11, RTP10, RTP03, RTP02, RTP01, RTP00 is selected. For this modulation, since timer A1 is necessary, be sure to actuate this timer in the pulse width modulation mode. (2) When the pulse width modulation timer select bits = "01", the modulation to the following two groups is selected; one consists of RTP11, RTP10, RTP03, and the other consists of RTP02, RTP01, RTP00. For this modulation, since timers A1 and A2 are necessary, be sure to actuate these timers in the pulse width modulation mode. (3) When the pulse width modulation timer select bits = "10", the modulation to the following three groups is selected; one consists of RTP11, RTP10, and another consists of RTP03, RTP02, and the other consists of RTP01, RTP00. For this modulation, since timers A1, A2, and A4 are necessary, be sure to actuate these timers in the pulse width modulation mode. Additionally, at this time, be sure to set the corresponding pulse width modulation enable bit of the three-phase output data register 1 (bits 2 through 0 at address A916) to "1" in order to enable the pulse width modulation. The other operations are the same as that of pulse mode 0. Figure 53 shows example waveforms in pulse mode 1. In ports selecting pulse mode 1, output can be controlled by the waveform output control bit 1 of the waveform output mode register (bit 7 at address A616). When setting the waveform output control bit to "1", waveform is output from the corresponding port. When clearing that bit to "0", waveform output from the corresponding port stops and the port becomes floating. The waveform output control bit 1 is cleared to "0" by reset, by inputting a falling edge to pin P6OUTCUT, or by executing instructions.
47
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Pulse output port example Signal output each time timer A0 becames 000016 RTP03 RTP02 RTP01 RTP00
Example of pulse width modulation for above pulse output port using timer A1 Signal output each time timer A0 becames 000016 RTP03 RTP02 RTP01 RTP00
Pulse output port example in the case of pulse output polarity select bit = "1" Signal output each time timer A3 becames 000016 RTP11 RTP10
Fig. 52 Example waveforms in pulse mode 0
Pulse output port example Signal output each time timer A0 becames 000016 RTP11 RTP10 RTP03 RTP02 RTP01 RTP00
Example of pulse width modulation for above pulse output port using timer A1 Signal output each time timer A0 becames 000016 RTP11 RTP10 RTP03 RTP02 RTP01 RTP00
Fig. 53 Example waveforms in pulse mode 1
48
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
SERIAL I/O PORTS
Two independent serial I/O ports are provided. Figure 54 shows a block diagram of the serial I/O ports. Bits 0 through 2 of the UARTi(i = 0, 1) transmit/receive mode register shown in Figure 55 are used to determine whether to use port P1 as a programmable I/O port, clock synchronous serial I/O port, or asyn-
chronous (UART) serial I/O port which uses start and stop bits. Figures 56 and 57 show the block diagrams of the receiver/transmitter. Figure 58 shows the bit configuration of the UARTi transmit/receive control register. Each communication method is described below.
Data bus (odd) Data bus (even) Bit converter UARTi D7 D6 D5 D4 D3 D2 D1 D0 receive buffer register UART0 (Addresses 3716, 3616) UART1 (Addresses 3F16, 3E16) UARTi receive register BRG count source select bits f2 f16 BRGi f64 1/(n + 1) divider f512
1/16 divider
0 0 0 0 0 0 0 D8
RXDi UART Clock synchronous UART Receive control circuit Transmit control circuit
Transfer clock
1/16 divider
Transfer clock
Clock synchronous
Clock synchronous (Internal clock)
1/2 divider
Clock synchronous (External clock)
UARTi transmit register
TXDi
Clock synchronous (when internal clock selected) D8 CLKi CTSi/CLKi CTSi Bit converter CTSi/RTSi Data bus (odd) n = a value set into the UARTi baud rate register (BRGi) Data bus (even) D7 D6 D5 D4 D3 D2 D1 D0 UARTi transmit buffer register
UART0 (Addresses 3316, 3216) UART1 (Addresses 3B16, 3A16)
Fig. 54 Block diagram of serial I/O port
Addresses 3016 3816
76543210
UART 0 Transmit/Receive mode register UART 1 Transmit/Receive mode register
Serial I/O mode select bits 0 0 0 : Serial I/O is invalid. (Port P1 functions as a programmable I/O port.) 0 0 1 : Clock synchronous 1 0 0 : 7-bit UART 1 0 1 : 8-bit UART 1 1 0 : 9-bit UART Internal/External clock select bit 0 : Internal clock 1 : External clock Stop bit length select bit (Valid in UART mode.) 0 : 1 stop bit 1 : 2 stop bits Odd/Even parity select bit (Valid in UART mode with the parity enable bit = "1".) (Note) 0 : Odd parity 1 : Even parity Parity enable bit (Valid in UART mode) (Note) 0 : No parity 1 : With parity Sleep select bit (Valid in UART mode) (Note) 0 : No sleep 1 : Sleep Note: In the clock synchronous serial I/O mode, bits 4 to 6 are invalid. (Each of them may be "0" or "1".) Furthermore, fix bit 7 to "0".
Fig. 55 Bit configuration of UARTi transmit/receive mode register
49
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Data bus (odd) Data bus (even) UARTi receive buffer register 0 0 0 0 0 0 0 D8 D7 D6 D5 D4 D3 D2 D1 D0
2SP RXDi SP 1SP SP PAR
Parity UART No parity
9-bit UART
8-bit UART 9-bit UART Synchronous
7-bit UART 8-bit UART Synchronous
7-bit UART
UARTi receive register
Synchronous SP : Stop bit PAR : Parity bit
Fig. 56 Block diagram of receiver
Data bus (odd) Data bus (even)
UARTi receive transmit register D8 D7 D6 D5 D4 D3 D2 D1 D0
2SP SP SP
Parity PAR UART
8-bit UART 7-bit UART 9-bit UART 9-bit UART Synchronous Synchronous TXDi
8-bit UART 1SP No parity 0 SP : Stop bit PAR : Parity bit
7-bit UART
UARTi transmit register
Synchronous
Fig. 57 Block diagram of transmitter
50
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4
3
2
1
CS1
0
CS0
MSB CPL /LSB
TX R/C EPTY
UART0 transmit/receive control register 0 UART1 transmit/receive control register 0
Address 3416 3C16
BRG count source select bits 0 0 : f2 0 1 : f16 1 0 : f64 1 1 : f512 CTS/RTS function select bit (Note 1) 0 : CTS function is selected. 1 : RTS function is selected. Transmit register empty flag 0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.) CTS/RTS enable bit 0 : CTS, RTS function is enabled. 1 : CTS, RTS function is disabled. UARTi receive interrupt mode select bit 0 : Reception interrupt 1 : Reception error interrupt CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2) 0 : At the falling edge of a transfer clock, transmit data is output; at the rising edge, receive data is input. When not in transfer, pin CLK's level is "H". 1 : At the rising edge of a transfer clock, transmit data is output; at the falling edge, receive data is input. When not in transfer, pin CLK's level is "L". Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2) 0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first
7
6
5
4
3
RI
2
RE
1
TI
0
TE
SUM PER FER OER
UART0 transmit/receive control register 1 UART1 transmit/receive control register 1 Transmit enable bit Transmit buffer empty flag Receive enable bit Receive complete flag Overrun error flag Framing error flag (Note 3) Parity error flag (Note 3) Error sum flag (Note 3)
Address 3516 3D16
Notes 1: Valid when the CTS/RTS enable bit (bit 4) = "0". 2: Fix these bits to "0" in UART mode or when serial I/O is invalid. 3: Valid in UART mode.
Fig. 58 Bit configuration of UARTi transmit/receive control register
51
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
CLOCK SYNCHRONOUS SERIAL COMMUNICATION
A case where communication is performed between two clock synchronous serial I/O ports as shown in Figure 59 will be described. (The transmission side will be denoted by subscript j and the receiving side will be denoted by subscript k.) Bit 0 of the UARTj transmit/receive mode register and UARTk transmit/receive mode register must be set to "1" and bits 1 and 2 must be "0". The length of the transmission data is fixed at 8 bits. Bit 3 of the UARTj transmit/receive mode register of the clock sending side is cleared to "0" to select the internal clock. Bit 3 of the UARTk transmit/receive mode register of the clock receiving side is set to "1" to select the external clock. Bits 4, 5 and 6 are ignored in clock synchronous mode. Bit 7 must always be "0". The clock source is selected by bit 0 (CS0) and bit 1 (CS1) of the clock-sending-side UARTj transmit/receive control register 0. As shown in Figure 54, the selected clock is divided by (n + 1), then by 2, is passed through a transmission control circuit, and is output as transmission clock CLKj. Therefore, when the selected clock is fi, Bit Rate = fi/ {(n + 1) x 2}
On the clock receiving side, the CS0 and CS1 bits of the UARTk transmit/receive control register 0 are ignored because an external clock is selected. Both of UART0 and UART1 can use CTS and RTS functions. Bit 4 of the UARTi transmit/receive control register 0 is used to determine whether to use CTS or RTS signal. Bit 4 must be "0" when CTS or RTS signal is used. Bit 4 must be "1" when CTS and RTS signals are not used. When CTS and RTS signals are not used, CTS/ RTS pin can be used as a normal port pin. When using pin CTS/RTS, : * If bit 2 of the UARTi transmit/receive control register 0 is cleared to "0", CTS input is selected. * If bit 2 is set to "1", RTS output is selected. The case using CTS and RTS signals are explained below. As shown in Figure 66, bits 2 and 3 of the serial I/O pin control register can determine whether port pins P13 and P17 are used as pins TxDi or as port pins. When bits 2 and 3 are "0", P13 and P17 function as pins TxDi; when bits 2 and 3 are "1", P13 and P17 function as port pins. Therefore, in the input-only system where pins TxDi are not used, pins TxDi can function as port pins.
TxDj UARTj transmit register
TxDk UARTk transmit register
UARTj transmit buffer register
UARTk transmit buffer register
UARTj receive buffer register RxDj UARTj receive register RxDk
UARTk receive buffer register
UARTk receive register
UARTj Transmit/Receive mode register 0 0 0 0 1 CLKj UARTj Transmit/Receive control register 0 TX MSB CS1 CS0 /LSB CPL EPTY 0 CTSj UARTj Transmit/Receive control register 1 SUM PER FER OER RI RE TI TE RTSk CLKk 0
UARTk Transmit/Receive mode register 1 0 0 1
UARTk Transmit/Receive control register 0 MSB TX /LSB CPL EPTY 1 UARTk Transmit/Receive control register 1 SUM PER FER OER RI RE TI TE
Fig. 59 Clock synchronous serial communication
52
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Transmission
Transmission is started when bit 0 (TEj flag: transmit enable bit) of UARTj transmit/receive control register 1 is "1", bit 1 (TIj flag) of one is "0", and CTSj input is "L". The TIj flag indicates whether the transmit buffer register is empty or not. It is cleared to "0" when data is written in the transmit buffer register; it is set to "1" when the contents of the transmit buffer register is transferred to the transmit register and the transmit buffer register becomes empty. When all of the transmit conditions are satisfied, the transmit data in the transmit buffer register are transferred to the transmit register, and transmission starts. As shown in Figure 60, data is output from TXDj pin each time when transmission clock CLKj changes from "H" to "L". (In the clock synchronous serial I/O mode, the polarity of a transfer clock can be changed. For details, refer to the section on the selection of the transfer clock polarity.) The data is output from the least significant bit. When the transmit register becomes empty after the contents has been transmitted, data is transferred automatically from the transmit buffer register to the transmit register if the next transmission start condition is satisfied. The next transmission is performed succeedingly. Once transmission has started, the TEj flag, TIj flag, and CTSj signals are ignored until data transmission completes. Therefore, transmission is not interrupted when CTSj input is changed to "H" during transmission. The transmission start condition indicated by TEj flag, TIj flag, and CTSj is checked while the TENDj signal (shown in Figure 60) is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmit buffer register and TIj flag is cleared to "0" before theTENDj signal goes "H". Bit 3 (TXEPTYj flag) of UARTj transmit/receive control register 0 changes to "1" at the next cycle just after the TENDj signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission has completed. When the TIj flag changes from "0" to "1", the interrupt request bit in the UARTj transmit interrupt control register is set to "1".
next data reception becomes enabled. Bit 4 (OERk flag) of UARTk transmit/receive control register 1 is set to "1" when the next data is transferred from the receive register to the receive buffer register while RIk flag is "1", and indicates that the next data was transferred to the receive register before the contents of the receive buffer register was read. (In other words, this indicates that an overrun error has occurred.) RIk flag is automatically cleared to "0" when the low-order byte of the receive buffer register is read or when the REk flag is cleared to "0". The OERk flag is cleared when the REk flag is cleared. Bit 5 (FERk flag), bit 6 (PERk flag), and bit 7 (SUMk flag) are ignored in clock synchronous mode. As shown in Figure 54, with clock synchronous serial communication, data cannot be received unless the transmitter is operating because the receive clock is created from the transmission clock. Therefore, the transmitter must be operating even when there is no need to sent data from UARTk to UARTj.
Receive
When bit 2 of the UARTk transmit/receive control register 1 is set to "1", reception becomes enabled. In this case, when the CLKk signal is input, the receive operation starts simultaneously with this signal. The RTSk output is "H" when the REk flag is "0". When the REk flag is set to "1", the RTSk output becomes "L". This informs the transmitter side that reception becomes enabled. When the receive operation starts, the RTSk output automatically becomes "H". When the receive operation starts, the receiver takes data from pin RxDk each time when the transmit clock (CLKj) turns from "L" to "H". Simultaneously with reception, the contents of the receiver register is shifted bit by bit. (Note that, in the clock synchronous serial communication, the polarity of a transfer clock can be inverted. For details, refer to the section on the polarity of the transfer clock.) When an 8-bit data is received, the contents of the receive register is transferred to the receive buffer register and bit 3 (RIk flag) of UARTk transmit/receive control register 1 is set to "1". In other words, the setting "1" to the RIk flag indicates that the receive buffer register contains the received data. At this time, if the low-order byte of the UARTk receive buffer register is read out, the RTSk output turns back to "L". This indicates that the
53
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
1/fi x (n + 1) x 2 Transmission clock TEj TIj Write in transmit buffer register CTSj 1/fi x (n + 1) x 2 CLKj TENDj TXDj TXEPTYj D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Stopped because TEj = "0" Transmit register Transmit buffer register
Fig. 60 Clock synchronous serial I/O timing
Interrupt request at completion of reception
When the RIk flag changes from "0" to "1", in other words, when the receive operation is completed, the interrupt request bit of the UARTk receive interrupt control register can be set to "1". The timing when this interrupt request bit is to be set to "1" can be selected from the following: * Each reception * When an error occurs at reception If bit 5 of the UARTk transmit/receive control register 0 (UART receive interrupt mode select bit) is cleared to "0", the interrupt request bit is set to "1" at each reception. If bit 5 is set to "1", the interrupt request bit is set to "1" only when an error occurs. (In the clock synchronous serial communication, only when an overrun error occurs, the interrupt request bit is set to "1".)
Polarity of transfer clock
In the clock synchronous serial communication, by bit 6 of the UARTj transmit/receive control register 0 (CPL), the polarity of a transfer clock can be selected. As shown in Figure 61, when bit 6 = "0", the polarity is as follows: * In transmission, transmit data is output at the falling edge of CLKj. * In reception, receive data is input at the rising edge of CLKk. * When not in transfer, CLKi is at "H" level. When bit 6 = "1", the polarity is as follows: * In transmission, transmit data is output at the rising edge of CLKj. * In reception, receive data is input at the rising edge of CLKk. * When not in transfer, CLKi is at "L" level.
54
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
s CLK polarity select bit = 0
CLKi
TxDi
D0
D1
D2
D3
D4
D5
D6
D7
RxDi
D0
D1
D2
D3
D4
D5
D6
D7
Transmit data is output to pin TxDi at the falling edge of transfer clock, and receive data is input from pin RxDi at the rising edge of transfer clock. When not in transfer, pin CLKi's level is "H".
s CLK polarity select bit = 1
CLKi
TxDi
D0
D1
D2
D3
D4
D5
D6
D7
RxDi
D0
D1
D2
D3
D4
D5
D6
D7
Transmit data is output to pin TxDi at the rising edge of transfer clock, and receive data is input from pin RxDi at the falling edge of transfer clock. When not in transfer, pin CLKi's level is "L".
Fig. 61 Polarity of transfer clock
55
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Selection of transfer format
In clock synchronous serial communication, transfer format can be selected by bit 7 of the transmit/receive control register 0. When bit 7 is "0", transfer format is LSB first. When bit 7 is "1", transfer format is MSB first. This function is realized by changing connection relation between
the transmit buffer register and the receive buffer register when writing transmit data to the transmit buffer register or reading receive data from the receive buffer register. Accordingly, the transmitter's operation is the same in both transfer formats. Figure 62 shows the connection relation.
Bit 7 in transmit/receive control register 0
Write to transmit buffer register Transmit buffer register D7 D6 D5 D4 D3 D2 D1 D0 Transmit buffer register D7 D6 D5 D4 D3 D2 D1 D0
Read from receive buffer register Receive buffer register D7 D6 D5 D4 D3 D2 D1 D0 Receive buffer register D7 D6 D5 D4 D3 D2 D1 D0
Data bus DB7 DB6 0 (LSB first) DB5 DB4 DB3 DB2 DB1 DB0
Data bus DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Data bus DB7 DB6 1 (MSB first) DB5 DB4 DB3 DB2 DB1 DB0
Data bus DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Fig. 62 Connection relation between transmit buffer register, receive buffer register, and data bus
Precautions for clock synchronous serial communication
In the clock synchronous serial communication, the separate function for CTSi/RTSi cannot be selected. Furthermore, when an internal clock is selected, RTS output is undefined. Therefore, do not use the RTS function. Before transmit operation is performed, be sure to clear bits 2 and 3 of the serial I/O pin control register (address AC16) to "00".
56
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
ASYNCHRONOUS SERIAL COMMUNICATION
Asynchronous serial communication can be performed using 7-, 8-, or 9-bit length data. The operation is the same for all data lengths. The following is the description for 8-bit asynchronous communication. With 8-bit asynchronous communication, bit 0 of UARTi transmit/receive mode register is "1", bit 1 is "0", and bit 2 is "1". Bit 3 is used to select an internal clock or an external clock. If bit 3 is "0", an internal clock is selected and if bit 3 is "1", then external clock is selected. If an internal clock is selected, bit 0 (CS0) and bit 1 (CS1) of UARTi transmit/receive control register 0 are used to select the clock source. When an internal clock is selected for asynchronous serial communication, the CLKi pin can be used as a normal I/O pin. The selected internal or external clock is divided by (n + 1), then by 16, and is passed through a control circuit to create the UART transmission clock or UART receive clock. Therefore, the transmission speed can be changed by changing the contents (n) of the bit rate generator. If the selected clock is an internal clock Pfi or an external clock fEXT, Bit Rate = (fi or fEXT) / {(n+1)x16}
Bit 4 is the stop bit length select bit to select 1 stop bit or 2 stop bits. Bit 5 is a select bit of odd parity or even parity. In the odd parity mode, the parity bit is adjusted so that the sum of 1s in the data and parity bit is always odd. In the even parity mode, the parity bit is adjusted so that the sum of the 1s in the data and parity bit is always even. Bit 6 is the parity bit select bit which indicates whether to add parity bit or not. Bits 4 to 6 must be set or reset according to the data format used in the communicating devices. Bit 7 is the sleep select bit. The sleep mode is described later. Figure 66 shows the bit configuration of the serial I/O pin control register. By bits 0 and 1 of the serial I/O pin control register (CTSi/RTSi separate select bits), the function of the CTS/RTS pin can be separated into two functions, and each function can be assigned to two different pins. When bits 0 and 1 = "11", the above separation is performed. When bits 0 and 1 = "00", no separation is performed. Table 8 lists the selection methods of the CTS/RTS function.
(1/fi or 1/fEXT) x (n + 1) x 16 Transmission clock
TEi
TIi Written in transmit buffer register CTSi Transmit register Transmit buffer register
TENDi Start bit TXDi Parity bit Stop bit P SP ST D0 D1 D2 D3 D4 D5 D6 D7 P SP Stopped because TEi = "0" ST D0 D1
ST D0 D1 D2 D3 D4 D5 D6 D7
TXEPTYi
Fig. 63 Transmit timing example when 8-bit asynchronous communication with parity and 1 stop bit selected
(1/fi or 1/fEXT) x (n + 1) x 16 Transmission clock
TEi
TIi Written in transmit buffer register TENDi Start bit TXDi Stop bit Transmit register Transmit buffer register Stop bit Stopped because TEi = "0" ST D0 D1 D2
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP SP ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP SP
TXEPTYi
Fig. 64 Transmit timing example when 9-bit asynchronous communication with no parity and 2 stop bits selected
57
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Transmission
Transmission is started when bit 0 (TEi flag transmit enable flag) of UARTi transmit/receive control register 1 is "1", bit 1 (TIi flag) is "0", and CTSi input (in other words, transmit enable signal input from receiver) is "L." The TIi flag indicates whether the transmit buffer is empty or not. It is cleared to "0" when data is written in the transmit buffer; it is set to "1" when the contents of the transmit buffer register is transferred to the transmit register. When all of the transmission conditions are satisfied, transmit data is transferred to the transmit register, and transmit operation starts. As shown in Figures 63 and 64, data is output from the TXDi pin with the stop bit or parity bit specified by bits 4 through 6 of UARTi transmit/receive mode register. The data is output from the least significant bit. When the transmit register becomes empty after the contents has been transmitted, data is transferred automatically from the transmit buffer register to the transmit register if the next transmit start condition is satisfied. Then, the next transmission is performed
succeedingly. Once transmission has started, the TEi flag, TIi flag, and CTSi signal are ignored until data transmission is completed. Therefore, transmission does not stop until it completes event if, during transmission, the TEi flag is cleared to "0" or CTSi input is set to "1". The transmission start condition indicated by TEi flag, TIi flag, and CTSi is checked while the TENDi signal shown in Figure 63 is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmit buffer register and TIi flag is cleared to "0" before the TENDi signal goes "H". Bit 3 (TXEPTYi flag) of UARTi transmit/receive control register 0 changes to "1" at the next cycle just after the TENDi signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission is completed. When the TIi flag changes from "0" to "1", the interrupt request bit of the UARTi transmit interrupt control register is set to "1".
fi or fEXT
REi Stop bit RXDi Start bit Check to be "L" level Receive clock RIi Starting at the falling edge of start bit D0 Data fetched D1 D7 Start bit
RTSi
Fig. 65 Receive timing example when 8-bit asynchronous communication with no parity and 1 stop bit selected
58
PR
e. n. atio chang cific o spe bject t l fina su ot a its are is n m This etric li m ice: Not e para Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Table 8. Selection methods of CTS/RTS function
CTS/RTS enable bit 0 1
: It may be "0" or "1".
CTSi/RTSi CTS/RTS separate select bit function select bit 0 0 1 1
Functions
Pin P10/CTS0/RTS0 Pin P11/CTS0/CLK0 Pin P14/CTS1/RTS1 Pin P15/CTS1/CLK1
CTS0 RTS0 RTS0 P10
P11 or CLK0 P11 or CLK0 CTS0 (Notes 1 and 2) P11 or CLK0
CTS1 RTS1 RTS1 P14
P15 or CLK1 P15 or CLK1 CTS1 (Notes 1 and 2) P15 or CLK1
Notes 1: When using the CTS function, be sure to clear the corresponding bit of the port P1 direction register to "0". 2: When CTSi and RTSi has been separated, the CLKi pin cannot be used. Therefore, in the clock synchronous serial communication, CTSi and RTSi cannot be separated. Also, when CTSi and RTSi are separated in UART mode, be sure to select an internal clock.
Receive
76543210 Address Serial I/O pin control register AC16 CTS0/RTS0 separate select bit 0 : CTS0/RTS0 are used together. 1 : CTS0/RTS0 are separated. CTS1/RTS1 separate select bit 0 : CTS1/RTS1 are used together. 1 : CTS1/RTS1 are separated. TxD0/P13 switch bit 0 : Functions as TxD0. 1 : Functions as P13. TxD1/P17 switch bit 0 : Functions as TxD1. 1 : Functions as P17.
Fig. 66 Bit configuration of serial I/O pin control register
Receive is enabled when bit 2 (REi flag) of UARTi transmit/receive control register 1 is set to "1." As shown in Figure 65, the frequency divider circuit (1/16) at the receiving side begin to work when a start bit arrives and the data is received. If RTSi output is selected by setting bit 2 of UARTi transmit/receive control register 0 to "1", the RTSi output is "H" when the REi flag is "0". When the REi flag changes to "1", the RTSi output goes "L" to inform the receiver that reception has become enabled. When the receive operation starts, the RTSi output automatically becomes "H". The entire transmission data bits are received when the start bit passes the final bit of the receive block shown in Figure 56. At this point, the contents of the receive register is transferred to the receive buffer register and bit 3 (Rli flag) of UARTi transmit/receive control register 1 is set to "1." In other words, the RIi flag indicates that the receive buffer register contains data when it is set to "1." At this time, when the low-order byte of the UARTk receive buffer register is read out, RTSi output goes back to "L" to indicate that the register is ready to receive the next data. Bit 4 (OERi flag) of UARTi transmit/receive control register 1 is set to "1" when the next data is transferred from the receive register to the receive buffer register while the RIi flag is "1", in other words, when an overrun error occurs. If the OERi flag is "1", it indicates that the next data has been transferred to the receive buffer register before the contents of the receive buffer register has been read. Bit 5 (FERi flag) is set to "1" when the number of stop bits is less than required (framing error). Bit 6 (PERi flag) is set to "1" when a parity error occurs. Bit 7 (SUMi flag) is set to "1" when either the OERi flag, FERi flag, or the PERi flag is set to "1." Therefore, the SUMi flag can be used to determine whether there is an error. The setting of the RIi flag, OERi flag, FERi flag, and the PERi flag is performed while transferring the contents of the receive register to the receive buffer register.
59
PR
e. n. ang atio cific ct to ch spe inal e subje a f ar not s is is ric limit t : Th tice arame No e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
The FERi, PERi, and SUMi flags are cleared to "0" when reading the low-order byte of the receive buffer register or when writing "0" to the REi flag. The OERi flag is cleared to "0" when writing "0" to the REi flag.
Interrupt request at completion of reception
When the RIk flag changes from "0" to "1", in other words, when the receive operation is completed, the interrupt request bit of the UARTk receive interrupt control register can be set to "1". The timing when this interrupt request bit is to be set to "1" can be selected from the following: * Each reception * When an error occurs at reception If bit 5 of the UARTk transmit/receive control register 0 (UART receive interrupt mode select bit) is cleared to "0", the interrupt request bit is set to "1" at each reception. If bit 5 is set to "1", the interrupt request bit is set to "1" only when an error occurs. (In the clock asynchronous serial communication, when an overrun error, framing error, or parity error occurs, the interrupt request bit is set to "1".)
Sleep mode
The sleep mode is used to communicate only between certain microcomputers when multiple microcomputers are connected through serial I/O. The microcomputer enters the sleep mode when bit 7 of UARTi transmit/receive mode register is set to "1." The operation of the sleep mode for an 8-bit asynchronous communication is described below. When sleep mode is selected, the contents of the receive register is not transferred to the receive buffer register if bit 7 (bit 6 if 7-bit asynchronous communication and bit 8 if 9-bit asynchronous communication) of the received data is "0". Also the RIi, OERi, FERi, PERi, and the SUMi flags are unchanged. Therefore, the interrupt request bit of the UARTi receive interrupt control register is also unchanged. Normal receive operation takes place when bit 7 of the received data is "1". The following is an example of how the sleep mode can be used. The main microcomputer first sends data: bit 7 is "1" and bits 0 to 6 are set to the address of the subordinate microcomputer to be communicated with. Then all subordinate microcomputers receive this data. Each subordinate microcomputer checks the received data, clears the sleep bit to "0" if bits 0 through 6 are its own address and sets the sleep bit to "1" if not. Next, the main microcomputer sends data with bit 7 cleared. Then the microcomputer which cleared the sleep bit will receive the data, but the microcomputers which set the sleep bit to "1" will not. In this way, the main microcomputer is able to communicate only with the designated microcomputer.
Precautions for clock asynchronous (UART) serial communication
When CTSi and RTSi are separated, pin CLKi cannot be used. Therefore, when CTSi and RTSi are separated in UART mode, be sure to select an internal clock. Before transmit operation is performed, be sure to clear bits 2 and 3 of the serial I/O pin control register (address AC16) to "00".
60
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
A-D CONVERTER
The A-D converter is a 10-bit successive approximation converter. The use of A-D converter or the use of comparator can be selected for each A-D input pin. The contents of the comparator function select register specify it. Figure 67 shows a block diagram of the A-D converter.
Selection of A-D conversion frequency f1
(1,1) (1,0)
f2
VREF connection select bit
1/2 1/2 Vref
Comparator function select register 0
(0,1) (0,0)
AD
VREF AVSS
0 1
A-D conversion frequency (AD) select bits 1, 0
Resistor ladder network
A-D control register 1
Selector
1
A-D control register 0
Control circuit
Selector
Successive approximation register
Comparator result register 0
A-D register 0 A-D register 1 A-D register 2 A-D register 3 A-D register 4 Comparator
Decoder
Data bus (odd) Data bus (even)
AN0 AN1 AN2 AN3 AN4 Selector
Fig. 67 Block diagram of A-D converter
61
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Figure 68 shows the bit configuration of comparator function select register 0 (address DC16). Bits 7 to 0 correspond to channels 7 to 0 respectively. Each channel can be selected as either an A-D converter or a comparator. When the bit is "0", the channel corresponding to it functions as a 10-bit or an 8-bit A-D converter. When the bit is "1", the channel functions as a comparator. When selecting an A-D converter, an input voltage to a selected analog input pin is A-D converted and the result is stored into the A-D register. When selecting a comparator, D-A conversion is performed to the value of which high-order 8 bits are the value stored in an even address of the A-D converter and of which low-order 2 bits are "102." Then, this D-A converted value is compared with the voltage supplied to an analog input pin. After the comparison, when the voltage supplied to an analog input pin is higher, "1" is stored into the comparator result register 0 (address DE16) shown in Figure 69. When it is lower, "0" is stored into that register. Be sure to perform only read to the A-D register of which channel is selected as an A-D converter, and perform only write to the A-D register of which channel is selected as a comparator. Additionally, do not write to the comparator function select register 0 and the A-D register while an A-D converter or a comparator is operating. Port direction register's bits corresponding to pins to be A-D converted must be "0" (input mode) because analog input ports are multiplexed with port P7. Figure 70 shows the bit configuration of the A-D control register 0 (address 1E16), and Figure 71 shows that of the A-D control register 1 (address 1F16). The operation clock of the A-D converter, AD, is selected by the following bits: bit 7 of the A-D control register 0 and bit 4 of the A-D control register 1. When bit 4 of the A-D control register 1 = "0", AD is selected as follows: * if bit 7 of the A-D control register 0 = "0", AD = f2/4. * if bit 7 of the A-D control register 0 = "1", AD = f2/2. When bit 4 of the A-D control register 1 = "1", AD is selected as follows: * if bit 7 of the A-D control register 0 = "0", AD = f2. * if bit 7 of the A-D control register 0 = "1", AD = f1. Note that the highest frequency, AD = f1, can be selected only in the 8-bit resolution mode. AD during A-D conversion must be 250 kHz or more because the comparator uses a capacity coupling amplifier. Bit 3 of A-D control register 1 is used to select whether to regard the conversion result as 10-bit or as 8-bit data. The conversion result is regarded as 10-bit data when bit 3 is "1" and as 8-bit data when bit 3 is "0". When the conversion result is used as 10-bit data, the low-order 8 bits of the conversion result is stored in the even address of the corresponding A-D register and the high-order 2 bits are stored in bits 0 and 1 at the odd address of the corresponding A-D register. Bits 2 to 7 of the A-D register odd address are "0000002" when read. When the conversion result is used as 8-bit data, the high-order 8 bits of the 10-bit A-D conversion result are stored in even address of the corresponding A-D register. In this case, the value at the A-D register's odd address is "0016" when read. Whether to connect the reference voltage input (VREF) with the lad-
der network or not depends on bit 5 of the A-D control register 1. The VREF pin is connected when bit 5 is "0" and is disconnected when bit 5 is "1" (High impedance state). When A-D or D-A conversion is not performed, current from the VREF pin to the ladder network can be cut off by disconnecting ladder network from the VREF pin. Before starting A-D or D-A conversion, wait for 1 s or more after clearing bit 5 to "0".
7 0
6 0
5 0
4
3
2
1
0 Comparator function select register 0 "0" : A-D converter is selected. "1" : Comparator is selected. AN0 pin comparator function select bit AN1 pin comparator function select bit AN2 pin comparator function select bit AN3 pin comparator function select bit AN4 pin comparator function select bit Fix these bits to "000".
Address DC16
Fig. 68 Bit configuration of comparator function select register 0
7
6
5
4
3
2
1
0
Address Comparator result register 0 DE16 "0" : ANi input level is lower than set digital value "1" : ANi input level is higher than set digital value AN0 pin comparator result bit AN1 pin comparator result bit AN2 pin comparator result bit AN3 pin comparator result bit AN4 pin comparator result bit
Note: Do not access with the ORAM(ORAMB) or ANDM(ANDMB) instruction.
Fig. 69 Bit configuration of comparator result register 0
62
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Operation mode
The operation mode is selected by bits 3 and 4 of A-D control register 0 and bit 2 of A-D control register 1. The available operation modes are one-shot, repeat, single sweep, and repeat sweep 0. Either an A-D converter or a comparator can be selected respectively for every pin in the following 4 modes. The following description applies to the case where the bit of the comparator function select register 0 is "0" and an A-D converter is selected. It also applies to a comparator's operation except that an A-D conversion is changed to a comparator operation and the result of a comparison is stored into the comparator result register 0.
(1) One-shot mode
One-shot mode is selected when bits 3 and 4 of A-D control register 0 are "0". The A-D conversion pins are selected with bits 0 to 2 of A-D control register 0. A-D conversion or comparator operation is started when bit 6 of A-D control register 0 (A-D conversion start bit)
is set to "1". When the ANi (i = 4 through 0) comparator function select bit (bits 4 through 0) of the comparator function select register 0 = "0" and bit 3 of the A-D control register 1 = "1", A-D conversion ends 59 AD cycles after, and the interrupt request bit of the A-D conversion interrupt control register is set to "1". At the same time, bit 6 of the A-D control register 0 (A-D conversion start bit) is cleared to "0" and this A-D conversion stops. The result of A-D conversion is stored into the A-D register corresponding to the selected pin. When the ANi (i = 4 through 0) comparator function select bit (bits 4 through 0) of the comparator function select register 0 = "1", a comparator operation ends 14 AD cycles after, and the interrupt request bit of the A-D conversion interrupt control register is set to "1". At the same time, bit 6 of the A-D control register 0 (A-D conversion start bit) is cleared to "0" and the comparator operation stops. The result of the comparison is stored into the bits of the comparator result register corresponding to the selected pin.
7
6
5
4
3
2
1
0 A-D control register 0
0
Address 1E16
Analog input select bits (Note 1) (Valid in the one-shot mode and repeat mode.) 0 0 0 : AN0 0 0 1 : AN1 0 1 0 : AN2 0 1 1 : AN3 (Note 2) 1 0 0 : AN4 (Note 3) 1 0 1 : Do not select. 1 1 0 : Do not select. 1 1 1 : Do not select. A-D operation mode select bit 0 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 Fix this bit to "0". A-D conversion start bit (Note 4) 0 : A-D conversion stopped. 1 : A-D conversion started. A-D conversion frequency (AD) select bit 0
Notes 1: Invalid in the single sweep mode and repeat sweep mode 0. (Each of these bits may be "0" or "1".) 2: When using pin AN3, make sure that the D-A0 output enable bit (bit 0 at address 9616) = "0" (output disabled). 3: When using pin AN4, make sure that the D-A1 output enable bit (bit 1 at address 9616) = "0" (output disabled). 4: Use the MOVM (MOVMB) or STA (STAB or STAD) instruction for rewriting to this bit. 5: Rewriting to each bit of the A-D control register 0 (except for bit 6) must be performed while A-D conversion is stopped.
Fig. 70 Bit configuration of A-D control register 0
63
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5 0
4
3
2 0
1
0 A-D control register 1
Address 1F16
A-D sweep pin select bits (Note 1) (Valid in the single sweep mode and repeat sweep mode.) 0 0 : AN0, AN1 (2 pins) 0 1 : AN0-AN3 (4 pins) (Note 2) 1 0 : AN0-AN4 (5 pins) (Notes 2, 3) 1 1 : Do not select. Fix this bit to "0". Resolution select bit 0: 8-bit resolution mode 1: 10-bit resolution mode A-D conversion frequency (AD) select bit 1 Fix this bit to "0". VREF connection select bit (Note 4) 0 : VREF is connected. 1 : VREF is not connected. "0" at read.
A-D conversion frequency (AD) select bit Bit 1 Bit 0 0 0 1 0 0 1 1 1
AD f2/4 f2/2 f2
f1 (Selectable only in 8-bit resolution mode)
Notes 1: Invalid in the one-shot mode and repeat mode. (Each of these bits may be "0" or "1".) 2: When using pin AN3, make sure that the D-A0 output enable bit (bit 0 at address 9616) = "0" (output disabled). 3: When using pin AN4, make sure that the D-A1 output enable bit (bit 1 at address 9616) = "0" (output disabled). 4: Once this bit is cleared from "1" to "0", it is necessary to wait for 1 s or more before the A-D conversion starts. 5: Rewriting to each bit of the A-D control register 1 must be performed while A-D conversion is stopped.
Fig. 71 Bit configuration of A-D control register 1
64
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
(2) Repeat mode
Repeat mode is selected when bit 3 of the A-D control register 0 = "1" and bit 4 = "0". The operation of this mode is the same as the operation of one-shot mode except that when A-D conversion for the selected pin is complete and the result is stored in the A-D register, conversion does not stop, but is repeated. No interrupt request is generated in this mode. Furthermore, the A-D conversion start bit is not cleared. The contents of the A-D register can be read at any time. Be sure not to write to the A-D register corresponding to the pins selected for a comparator during operation.
(3) Single sweep mode
Single sweep mode is selected when bit 3 of the A-D control register 0 = "0" and bit 4 = "1". In the single sweep mode, the number of analog input pins to be swept can be selected. Analog input pins are selected by bits 1 and 0 of the A-D control register 1 (address 1F16). Two pins, four pins, or five pins can be selected as analog input pins, depending on the contents of these bits. A-D conversion is performed only for selected input pins. After A-D conversion is performed for input of AN0 pin, the conversion result is stored in A-D register 0, and in the same way, A-D conversion is performed for selected pins one after another. After A-D conversion is performed for all selected pins, the sweep is stopped. A-D conversion is started when bit 6 of the A-D control register 0 (A-D conversion start bit) is set to "1". When A-D conversion for all selected pins end, the interrupt request bit of the A-D conversion interrupt control register is set to "1". At the same time, A-D conversion start bit is cleared to "0" and A-D conversion stops.
(4) Repeat sweep mode 0
Repeat sweep mode 0 is selected when bit 3 of the A-D control register 0 = "1" and bit 4 = "1". The difference from the single sweep mode is that A-D conversion does not stop after conversion for all selected pins, but repeats again from the AN0 pin. The repeat is performed among the selected pins. Also, no interrupt request is generated. Furthermore, the A-D convension start bit is not cleared. The A-D register can be read at any time. Be sure not to write to the A-D register corresponding to the pins selected for a comparator during operation.
Precaution for A-D conversion interrupts
Clear the interrupt request bit of the A-D conversion interrupt control register (bit 3 at address 7016) before using an A-D conversion interrupt. It is because this interrupt request bit is undefined just after reset.
65
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
D-A CONVERTER
Two independent D-A converters are included in this microcomputer, and each D-A converter adopts an 8-bit R-2R method. Figure 72 shows the block diagram of the D-A converter, and Figure 73 shows the bit configuration of the D-A control register (address 9616). D-A conversion is performed by writing a value to the corresponding D-A register i. Whether to output the analog voltage or not is determined by bits 0 and 1 of the D-A control register. When any of bits 0 and 1 = "1", the corresponding pin (D-A0 or D-A1) outputs the analog voltage. This analog voltage (V) is determined according to value n. ("n" = decimal number. This has been set in the D-A register.) V = VREF n/256 (n = 0 to 255) VREF : Reference voltage The contents of the corresponding D-A output enable bit and D-A register are cleared to "0" at reset. An external buffer is necessary when connecting a low impedance load with the D-A converter. It is because that a D-A output pin doesn't include a buffer. Pin D-Ai (i = 0, 1) is multiplexed with I/O port pins, analog input pins, and external interrupt input pins. When a D-Ai output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as another I/O pin, which is multiplexed with pin DAi. Also, when not using the D-A converter, be sure to clear the contents of the corresponding D-A output enable bit and D-A register to "0".
76543210 D-A control register Address 9616
D-A0 output enable bit (Note) 0: Output is disabled. 1: Output is enabled. D-A1 output enable bit (Note) 0: Output is disabled. 1: Output is enabled.
Note: Pin D-Ai is multiplexed with I/O port pins, analog input pins, and external interrupt input pins. When a D-Ai output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as another I/O pin, which is multiplexed with pin D-Ai.
Fig. 73 Bit configuration of D-A control register
Data bus
D-A register i (i = 0, 1) (Addresses 9816, 9916) VREF AVSS R-2R ladder resistor network
D-Ai output enable bit
Pin D-Ai
Fig. 72 Block diagram of D-A converter
66
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
WATCHDOG TIMER
The watchdog timer is used to detect unexpected execution sequence caused by software runaway and others. Figure 74 shows the block diagram of the watchdog timer. The watchdog timer consists of a 12-bit binary counter. The watchdog timer counts clock Wf32, which is obtained by dividing the peripheral devices' clock f2 by 16; or clock Wf512, which is obtained by doing it by 256. Bit 0 of the watchdog timer frequency select register (watchdog timer frequency select bit) shown in Figure 75 selects which clock is to be counted. Wf512 is selected when this bit 0 is "0", and Wf32 is selected when bit 0 is "1". Bit 0 is cleared to "0" after reset. FFF16 is set in the watchdog timer when "L" level voltage is applied to pin RESET, STP instruction is executed, data is written to the watchdog timer register (address 6016), or the most significant bit of the watchdog timer becomes "0". After FFF16 is set in the watchdog timer, when the watchdog timer counts Wf32 or Wf512 by 2048 counts, the most significant bit of watchdog timer becomes "0", the watchdog timer interrupt request bit is set to "1", and FFF16 is set again in the watchdog timer. In program coding, make sure that data is written in the watchdog timer before the most significant bit of the watchdog timer becomes "0". If this routine is not executed owing to unexpected program execution or others, the most significant bit of the watchdog timer be-
comes "0" and an interrupt is generated. The microcomputer can generate a reset pulse by writing "1" to bit 6 (software reset bit) of processor mode register 0 in an interrupt routine and can be restarted. The watchdog timer can also be used to return from the STP state, where a clock has stopped its operation owing to the STP instruction execution. For details, refer to the sections on the clock generating circuit and standby function. The watchdog timer stops its operation in the following cases, and at this time, input to the watchdog timer is disabled: * When the external area is accessed in the hold state * In the wait mode * In the stop mode
7 6 5 4 3 2 1 0 Watchdog timer frequency select register Address 6116
Watchdog timer frequency select bit 0 : W f512 1 : W f32 Watchdog timer clock source select bits at STP state termination 0 0 : fX32 0 1 : fX16 1 0 : fX128 1 1 : fX64
Fig. 75 Bit configuration of watchdog timer frequency select register
f2 Wait mode Divided f(XIN) fX16 fX32 fX64 fX128
1/16 1/16
Wf32 1 Wf512
0
Watchdog timer frequency select bit
Watchdog timer interrupt request
Watchdog timer Stop mode "FFF16" is set.
Disables watchdog timer (Note). Writing to watchdog timer register RESET STP instruction
Watchdog timer clock source select bits at STP state termination
* Watchdog timer register: address 6016 * Watchdog timer frequency select register: bit 0 at address 6116 * Watchdog timer clock source select bits at STP state termination: bits 6, 7 at address 6116 When the most significant bit of the watchdog timer becomes "0", this signal will be generated. Note: During the stop mode and until the stop mode is terminated, setting for disabling the watchdog timer is ignored.
Fig. 74 Block diagram of watchdog timer
67
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
How to disable watchdog timer
When not using the watchdog timer, it can be disabled. When the watchdog timer is disabled, it's operation stops and no watchdog timer interrupt has been generated. Setting for disabling the watchdog timer is possible by writing "7916" and "5016" to the particular function select register 2 (address 6416) sequentially with the following instructions: * MOVMB/STAB instruction, or * MOVM/STA instruction (m = 1) If any method other than above has been adopted in order to access (in other words, read/write) the particular function select register 2, the watchdog timer will not be disabled until reset operation is performed. (Also, reset is the only one method to remove the setting for disabling the watchdog timer.) Moreover, this setting for disabling the watchdog timer is ignored at return from the STP mode, and the watchdog timer operates. (For details, refer to the section on the standby function.)
68
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
INPUT/OUTPUT PINS
Ports P1, P2, and P5 through P7 all have the direction register, and each bit can be programmed for input or output. A pin becomes an output pin when the corresponding bit of direction register is "1", and an input pin when it is "0". Also, each bit of the port P6 direction register can be cleared to "0" by inputting a falling edge to pin P6OUTCUT or by executing instructions. When a pin is programmed for output, the data is written to its port latch and it is output to the output pin. When a pin is programmed for output, the contents of the port latch is read instead of the value of the pin. Accordingly, a previously output value can be read correctly even when the output "H" voltage is lowered or the output "L" voltage is raised owing to an external load, etc. A pin programmed as an input pin is in the flooting state, and the value input to the pin can be read. When a pin is programmed as an input pin, the data is written only in the port latch and the pin remains floating. Each of Figures 76 and 77 shows the block diagram for each port pin. When using a port pin as an internal peripheral device's input pin, clear the corresponding port direction register's bit to "0". When using a port pin as an internal peripheral device's output pin, the port direction register's bit may be "0" or "1".
69
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Direction register
P12/RXD0, P16/RXD1, P21/TA4IN, P23 /TA9IN, P24(/TB0IN), P25 (/TB1IN), P26(/TB2IN), P27 (/INT3/RTPTRG0), P55/INT5/TB0IN/IDW, P56/INT6/TB1IN/IDV, P57/INT7/TB2IN/IDU
Data bus
Port latch
[Inside dotted-line not included] P13/TXD0, P17/TXD1 [Inside dotted-line included] P20/TA4OUT, P2 2/TA9OUT
Data bus
Direction register
1 Output(Internal peripheral devices)
Port latch
Direction register R
P60/TA0OUT/W/RTP00, P61/TA0IN/V/RTP01, P62/TA1OUT/U/RTP02, P63/TA1IN/W/RTP03, P64/TA2OUT/V/RTP10, P65/TA2IN/U/RTP11
P6OUTCUT Reset Output(Internal peripheral devices)
1
Data bus
Port latch
P70/AN0, P71/AN1, P72/AN2
Data bus
Direction register
Port latch
Analog input
Fig. 76 Block diagram for each port pin (1)
70
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
1 0
P10/CTS0/RTS0, P11/CTS0/CLK0, P14/CTS1/RTS1, P15/CTS1/CLK1,
Direction register
Output (Internal peripheral devices)
Data bus
Port latch
[Inside dotted-line not included] P73/AN3/DA0 [Inside dotted-line included] P74/AN4/DA1/INT3/RTPTRG0
Data bus
Direction register
Port latch
Analog input
Analog output Enable D-A output
INT4
Fig. 77 Block diagram for each port pin (2)
71
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
RESET CIRCUIT
While the power source voltage satisfies the recommended operating condition, reset state is removed if pin RESET's level returns from the stabilized "L" level to the "H" level. As a result, program execution starts from the reset vector address. This reset vector address is expressed as shown below: * A23 to A16 = 0016 * A15 to A8 = Contents at address FFFF16 * A7 to A0 = Contents at address FFFE16 Figures 78 and 79 show the microcomputer internal register's status at reset, and Figure 80 shows an operation example of the reset circuit. Apply "L" level voltage to pin RESET for a period (10 s or more) under the following conditions: * Pin Vcc's level satisfies the recommended operating condition. * Oscillator's operation has been stabilized.
VCC level
VCC
0V
RESET
0V
0.2VCC level 10 s
XIN
0V
Power on
Oscillation stabilized
Fig. 80 Operation example of reset circuit (Note that proper evaluation is necessary in the system development stage.)
Address Waveform output mode register (A616)*** 0016 0016 0016 0000 0000 0000 Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register Timer A9 interrupt control register INT5 interrupt control register INT6 interrupt control register INT7 interrupt control register Processor status register PS Program bank register PG Program counter PCH Program counter PCL Direct page registers DPR0 to DPR3 Data bank register DT Stack pointer
Address (F516)*** (F616)*** (F716)*** (F816)*** (F916)*** (FD16)*** (FE16)*** (FF16)*** 0000 0000 0000 0000 0000 000000 000000 000000
Three-phase output data register 0 (A816)*** Three-phase output data register 1 (A916)*** Position-data-retain function control register (AA16)*** Serial I/O pin control register (AC16)***
Port P2 pin function control register (AE16)*** Clock control register 0 Up-down register 1 Timer A5 mode register Timer A6 mode register Timer A7 mode register Timer A8 mode register Timer A9 mode register
(BC16)*** 0 0 0 1 0 1 1 1 (C416)*** (D616)*** (D716)*** (D816)*** (D916)*** (DA16)*** 0016 0016 0016 0016 0016 0016 0016 0016
000??0001?? 0016 Contents at address FFFF16 Contents at address FFFE16 000016 0016 FFF16
Comparator function select register 0 (DC16)*** Comparator result register 0 (DE16)***
Note: The contents of the other registers and RAM are undefined at reset and must be initialized by software.
Fig. 79 Microcomputer internal register's status at reset (2)
72
PR
e. n. ang atio cific ct to ch spe inal e subje f ot a its ar is n m This tric li ice: arame Not e p Som
MI ELI
Y NAR
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Address Port P1 direction register Port P2 direction register Port P5 direction register Port P6 direction register Port P7 direction register A-D control register 0 A-D control register 1 UART 0 transmit/receive mode register UART 1 transmit/receive mode register UART 0 transmit/receive control register 0 UART 1 transmit/receive control register 0 UART 0 transmit/receive control register 1 UART 1 transmit/receive control register 1 Count start register 0 Count start register 1 One-shot start register 0 One-shot start register 1 Up-down register 0 Timer A clock frequency select register Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A3 mode register Timer A4 mode register Timer B0 mode register Timer B1 mode register Timer B2 mode register (0516)*** (0816)*** (0D16)*** 0 0 0 (1016)*** (1116)*** 000000 00000 0016 0016 Processor mode register 0 Processor mode register 1 Watchdog timer Watchdog timer frequency select register Particular function select register 0 Particular function select register 1 Debug control register 0 Debug control register 1 INT3 interrupt control register INT4 interrupt control register A-D conversion interrupt control register UART 0 transmit interrupt control register UART 0 receive interrupt control register UART 1 transmit interrupt control register UART 1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register 00 0016 0016 0016 0016 0016 Timer A3 interrupt control register Timer A4 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register D-A control register D-A register 0 D-A register 1
Address (5E16)*** 0 0 0 0 1 0 0 0 (5F16)*** 0 0 0 0 0 0 0 1 (6016)*** (6116)*** 0 0 (6216)*** 0 (6316)*** (6616)*** 1 (6716)*** 0 0 0 (6E16)*** (6F16)*** (7016)*** (7116)*** (7216)*** (7316)*** (7416)*** (7516)*** (7616)*** (7716)*** (7816)*** (7916)*** (7A16)*** (7B16)*** (7C16)*** (9616)*** (9816)*** (9916)*** 0016 0016 0 0 000
(Note 2)
FFF16 0 00
(Note 2)
(1E16)*** 0 0 0 0 0 ? ? ? (1F16)*** (3016)*** (3816)*** 00000?? 0016 0016
000
(Note 2)
00000 00000 ?000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00
(3416)*** 0 0 0 0 1 0 0 0 (3C16)*** 0 0 0 0 1 0 0 0 (3516)*** 0 0 0 0 0 0 1 0 (3D16)*** 0 0 0 0 0 0 1 0 (4016)*** (4116)*** (4216)*** 0 (4316)*** 0 (4416)*** (4516)*** (5616)*** (5716)*** (5816)*** (5916)*** (5A16)*** 0016 00000 00000 00000 0016
(5B16)*** 0 0 ? 0 0 0 0 0 (5C16)*** 0 0 ? 0 0 0 0 0 (5D16)*** 0 0 ? 0 0 0 0 0
Notes 1: The contents of the other registers and RAM are undefined at reset and must be initialized by software. 2: At power-on reset, these bits are clear to "0". At hardware or software reset, on the other hand, these bits retain the value just before reset.
Fig. 78 Microcomputer internal register's status at reset (1)
73
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
OSCILLATION CIRCUIT
An oscillation circuit locates between pins XIN and XOUT, and Figure 81 shows a circuit example with an external ceramic resonator or quartz-crystal oscillator. The constants such as capacitance etc. depend on an oscillator. Therefore, for these constants, adopt the resonator/oscillator manufacturer's recommended values. Figure 82 shows a circuit example with an external clock source. When an external clock is input, be sure to leave pin XOUT open. Also, in this case, when the external clock input select bit (bit 1 of the particular function select register 0; See Figure 86.) is set to "1", the oscillation circuit stops it's operation and resumes the current dissipation. Moreover, this bit has another function, which selects the return condition from the stop mode. For details, refer to the section on the standby function. On the other hand, the PLL (Phase Locked Loop) frequency multiplier (hereafter, referred as PLL circuit.) is included, also. This PLL circuit uses a clock input from pin XIN and generates a multiplied clock. When using the PLL circuit, be sure to connect pin VCONT with an external filter circuit. (See Figure 83.) When not using the PLL circuit, be sure to leave pin VCONT open. When not using the PLL circuit, be sure to clear the PLL circuit operation enable bit (bit 1 of the clock control register 0; See Figure 85.), so that the PLL circuit will stop its operation.
M37906
XIN XOUT
Rf
Rd
CIN
COUT
Fig. 81 Circuit example with external ceramic resonator or quartz-crystal oscillator
M37906
XIN XOUT Left open.
External clock source
Vcc Vss
Fig. 82 Circuit example with external clock source
M37906
VCONT
1 K 220 pF 0.1 F
Note: Make the wiring length as short as possible, and shield it with the GND line which surrounds this circuit. Also, for the clock supply to pin XIN, see Figures 81 and 82.
Fig. 83 Circuit example of connection with pin VCONT when PLL circuit used
74
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
CLOCK GENERATING CIRCUIT
Figure 84 shows the block diagram of the clock generating circuit. The clock generating circuit consists of the clock oscillation circuit, PLL frequency multiplier (PLL circuit), system clock switch circuit, peripheral devices' clock switch circuit, clock divider, standby control circuit, etc. As control registers for the clock generating circuit, also, the clock control register 0 (address BC16), particular function select register 0 (address 6216) are provided. (See Figures 85 and 86.) As shown in Figure 84, clocks used in the CPU, BIU, peripheral devices, watchdog timer (in other words, clocks CPU, BIU, f1 to f4096, Wf32, Wf512) are made from system clock fsys. System clock fsys can be selected between fXIN (in other words, a clock input from pin XIN) and fPLL (in other words, an output clock generated by the PLL circuit). The PLL circuit's operation, system clock (fsys) selection, and divide ratio selection for peripheral devices' clocks (f1 to f4096) are controlled by the clock control register. The following describes about these control. Bit 1 of the clock control register 0 (the PLL circuit operation enable bit) selects the PLL circuit's operation (inactive/active). When this bit is set to "1", pin VCONT will becomes valid, and the PLL circuit will operate. At reset, the PLL circuit operation enable bit becomes "1". (In this case, the PLL circuit operates is active.) When not using the PLL circuit, be sure to clear the PLL circuit operation enable bit to "0" (stopped). At the STP instruction execution, the PLL circuit is active, and pin VCONT is invalid, regardless of this bit 1's status. Bits 2 and 3 of the clock control register 0 (the PLL multiplication ratio select bits) select the ratio of fPLL/fXIN. The PLL multiplication ra-
tio must be set so that the frequency of fPLL must be in the range from 10 MHz to 20 MHz. At reset, the PLL multiplication ratio select bits become "0,1" ( 2). The change of the multiplication ratio must be performed while input clock fXIN is set as system clock. (In this case, bit 5 of the clock control register 0 = "0".) After that, be sure to wait that the operation-stabilizing time of the PLL circuit has passed, and switch the system clock to fPLL. (In other words, set bit 5 to "1".) Note that, after reset, the PLL multiplication ratio select bits are allowed to be changed only once. Bit 5 of the clock control register 0 is the system clock select bit, and input clock fXIN is selected as the system clock when bit 5 = "0". On the other hand, when bit 5 = "1", fPLL is selected. At reset, the system clock select bit becomes "0". When selecting fPLL, be sure that the PLL circuit's operation has been stabilized properly, and then, set the system clock select bit to "1". Also, when the PLL circuit operation enable bit is cleared to "0" (the PLL circuit is stopped.), the system clock select bit will automatically be cleared to "0". Note that a value of "1" cannot be written to the system clock select bit while the PLL circuit operation enable bit ="0". Table 9 lists the fsys selection. Bits 6 and 7 of the clock control register 0 are the peripheral devices' clock select bits 0, 1, and these bits select the division ratio of (f1 to f4096)/(fsys). Table 10 lists the internal peripheral devices' operation clock frequency. At reset, these bits become "0, 0".
Table 9. fsys selection System clock select bit PLL circuit operation enable bit PLL multiplication ratio select bits (Bit 5) (Bits 3, 2) (Note) (Bit 1) 0 01 ( 2) 1 1 10 ( 3) 11 ( 4)
System clock fsys
Clock source Frequency (Note)
fXIN fPLL fPLL fPLL
f(XIN) f(XIN) 2 f(XIN) 3 f(XIN) 4
Note: The PLL multiplication ratio must be set so that the frequency of fPLL must be in the range from 10 MHz to 20 MHz. f(XIN) means the frequency of the input clock from pin XIN (fXIN). After reset, the PLL multiplication ratio select bits are allowed to be changed only once.
Table 10. Internal peripheral devices' operation clock frequency
Internal peripheral devices' operation clock f1 f2 f16 f64 f512 f4096 Peripheral devices' clock select bits 1, 0 (bits 7, 6)
00 0 1 (Note) 10 11
fsys fsys/2 fsys/16 fsys/64 fsys/512 fsys/4096
fsys fsys fsys/8 fsys/32 fsys/256 fsys/2048
fsys/2 fsys/4 fsys/32 fsys/128 fsys/1024 fsys/8192
Do not select.
Note: When selecting the peripheral devices' clock select bits 1, 0 = "012", be sure that system clock fsys does not exceed 10 MHz.
75
76
P
REL
A IMIN
Peripheral device's clocks System clock stop select bit at WIT Wait mode PLL circuit operation enable bit
0 0
RY
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric otic par N e Som
Peripheral device's clock select bit 1 Peripheral device's clock select bit 0 Operating clock for serial I/O, timer B
A-D conversion frequency (AD) clock source
PLL multiplication ratio select bits
f1 f2 f16 f64 f512 1/8 1/4 1/8 1/8 f4096
1/2 fPLL
1
Operating clock for timer A
PLL frequency multiplier System clock select bit
1 1 0
Fig. 84 Block diagram of clock generating circuit
fsys 1/2
Wait mode
0 1
Interrupt request Watchdog timer frequency select bit
S
Q
STP instruction
R
fXIN 1/16 1/16
0
Wf32
1
External clock input select bit
f/n
fX16 fX32 fX64 fX128 VCONT
Reset S Q Wait mode STP instruction R CPU wait request
Watchdog timer
Interrupt request
Wf512
Watchdog timer clock source select bit at stop state termination
XIN BIU CPU
XOUT
(Clock for BIU)
Interrupt request
S
Q
Wait mode
(Clock for CPU)
fX16 fX32 fX64 fX128
1
WIT instruction
R
0
External clock input select bit System clock frequency select bit
* Watchdog timer frequency select bit * Watchdog timer clock source select bit at stop state termination * External clock input select bit * System clock stop select bit at WIT * PLL circuit operation enable bit * PLL multiplication ratio select bits * System clock select bit * Peripheral device's clock select bits 0, 1
: bit 0 at address 6116 : bits 6, 7 at address 6116 : bit 1 at address 6216 : bit 3 at address 6316 : bit 1 at address BC16 : bits 2, 3 at address BC16 : bit 5 at address BC16 : bits 6, 7 at address BC16
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
MITSUBISHI MICROCOMPUTERS
16-BIT CMOS MICROCOMPUTER
BIU : Bus interface Unit CPU : Central Processing Unit : Signal generated when the watchdog timer's most significant bit becomes "0".
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7
6
5
4 1
3
2
1
0 1 Clock control register 0 Fix this bit to "1".
Address BC16
PLL circuit operation enable bit (Note 1) 0: PLL frequency multiplier is inactive, and pin VCONT is invalid (floating state). 1: PLL frequency multiplier is active, and pin VCONT is valid. PLL multiplication ratio select bits (Note 2) 00: Do not select. 01: Double 10: Triple 11: Quadruple Fix this bit to "1". System clock select bit (Note 3) 0: fXIN 1: fPLL Peripheral device's clock select bits 1, 0 See Table 10. Notes 1: When not using the PLL frequency multiplier, be sure to clear this bit to "0". In the stop mode, the PLL circuit stops its operation regardless of this bit's content; at this time, pin VCONT is invalid. 2: When rewriting this bit, be sure to clear bit 5 to "0" simultaneously. Also, after this bit is rewritten, insert a waiting time of 2 ms, and then set bit 5 to "1". 3: When the PLL circuit operation enable bit (bit 1) has been cleared to "0", this bit will also be cleared to "0". When bit 1 = "0", nothing can be written to this bit. (Fixed to be "0".)
Fig. 85 Bit configuration of clock control register 0
7 0
6
5 0
4 0
3
2
1
0 Particular function select register 0
Address 6216
STP instruction invalidity select bit (Note) 0: STP instruction is valid. 1: STP instruction is invalid. External clock input select bit (Note) 0: Oscillation circuit is active. (The oscillator is connected.) Watchdog timer is used at stop mode termination. 1: Oscillation circuit is inactive. (The externally-generated clock is input.) When the system clock select bit = "0", watchdog timer is not used at stop mode termination. When the system clock select bit = "1", watchdog timer is used at stop mode termination. Fix this bit to "0".
Note: Writing to these bits requires the following procedure: * Write "5516" to this register. (The bit status does not change only by this writing.) * Succeedingly, write "0" or "1" to each bit. Also, use the MOVM (MOVMB) instruction or STA (STAB, STAD) instruction
Fig. 86 Bit configuration of particular function select register 0
77
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric otic par N e Som
P
REL
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
STANDBY FUNCTION
The standby function provides the stop (hereafter called STP) and the wait (hereafter called WIT) mode. These modes are used to save the power dissipation of the system, by making oscillation or system clock inactive in the case that the CPU needs not be active. The microcomputer enters the STP or WIT mode by executing the STP or WIT instruction, and either mode is terminated by acceptance of an interrupt request or reset. To terminate the STP or WIT mode by an interrupt request, the interrupt to be used for termination of the STP or WIT mode must be enabled in advance to execution of the STP or WIT instruction. The interrupt priority level of this interrupt needs to be higher than the processor interrupt priority level (IPL) of the routine where the STP or WIT instruction will be executed. Figures 86 through 88 show the bit configurations of the particular function select registers 0, 1, and watchdog timer frequency select register respectively. Setting the STP instruction invalidity select bit (bit 0 of the particular function select register 0) to "1" invalidates the STP instruction, and the STP instruction will be ignored. Since the above bit is cleared to "0" after reset is removed, however, the STP instruction is valid. The STP- or the WIT-instruction-execution status bit (bit 0 or 1 of the particular function select register 1) is set to "1" by the execution of the STP or the WIT instruction, and so, after the STP or WIT mode has been terminated, each bit will indicate that the STP or WIT instruction has been executed. Accordingly, each of these bits must be cleared to "0" by software at termination of the STP or the WIT mode. Table 11 explains the microcomputer's operation in the STP and WIT modes.
STP mode
The execution of the STP instruction makes the oscillation circuit and PLL circuit inactive. It also makes the following inactive: input clock fXIN, system clock fsys, BIU, CPU, and peripheral devices' clocks f1 to f4096, Wf32 and Wf512 with the "L" state, and divide clocks fX16 to fX128 with the "H" state. In the watchdog timer, "FFF16" is automatically set. As shown in Figure 84, any one of divide clocks fX16 to fX128, which is selected by the watchdog timer clock source select bits at STP termination (bits 6 and 7 of the watchdog timer frequency select register), becomes the watchdog timer's clock source. In the STP mode, the A-D converter and watchdog timer, which uses peripheral devices' clocks f1 to f4096, Wf32 and Wf512, are stopped. At this time, timers A and B can be active only in the event counter mode, and serial I/O communication is active while an external clock is selected. The STP mode is terminated by acceptance of an interrupt request or reset, and the oscillation circuit and PLL circuit restart their operations. Input clock fXIN, system clock fsys, and peripheral devices' clocks f1 to f4096, Wf32 and Wf512 are also supplied. When the STP mode is terminated by reset, supply of BIU and CPU starts immediately after the oscillation circuit and PLL circuit restart their operations. Therefore, the reset input must be raised "H" after the operation-stabilizing time for these circuits has passed. The following two modes are available in order to terminate the STP mode by an interrupt: (1) The watchdog timer is used in order to measure the period from the operation restart of the oscillation circuit and PLL circuit until the supply start of BIU and CPU. (2) The supply of BIU and CPU is started immediately after the operation restart of the oscillation circuit and PLL circuit.
Table 11. Microcomputer's operation in STP and WIT modes
System clock stop select bit at WIT Operations of function while WIT, STP modes fsys, 1, Wf32, Wf512 BIU, CPU Peripheral devices using f1 to f4096, Wf32, Wf512 f1 to f4096 Timers A, B: Operation is enabled only in the event counter mode. Serial I/O: Operation is enabled only while an external clock is selected. A-D converter: Inactive. (Watchdog timer: Inactive.)
Timers A, B, Serial I/O, A-D converter: Operation is enabled.
Mode
Oscillation PLL circuit circuit
STP
--
Inactive
Inactive
Inactive ("L")
Inactive ("L")
Inactive ("L")
"0"
Active (Note 1)
Active (Note 2)
Active
Inactive ("L")
Inactive ("L")
(Watchdog timer: Inactive.) Timers A, B: Operation is enabled only in the event counter mode. Serial I/O: Operation is enabled only while an external clock is selected. A-D converter: Inactive. (Watchdog timer: Inactive.)
WIT "1"
Active (Note 1)
Active (Note 2)
Inactive ("L")
Inactive ("L")
Inactive ("L")
Notes 1: When the external clock input select bit = "1", the oscillation circuit is inactive. Also, clock input from pin XIN is allowed. 2: When the PLL operation enable bit = "0", the PLL circuit is inactive.
78
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
When the external clock input select bit (bit 1 of the particular function select register 0) = "0" or the system clock select bit (bit 5 of the clock control register 0) = "1", the watchdog timer will start counting down with one of the above divide clocks, fX16 to fX128, after the oscillation circuit and PLL circuit have been restarted their operations owing to an interrupt. The most significant bit of the watchdog timer reaching "0", supply of BIU and CPU restarts. On the other hand, when the external clock input select bit = "1 " and the system clock select bit = "0", supply of BIU and CPU will restart immediately after the oscillation circuit and PLL circuit have been restarted their operations owing to an interrupt. (In actual fact, after the selected one of the above divide clocks, fX16 to fX128, has been changed from "H" to "L", this supply will restart.)
7
6
5
4
3
2
1
0 Particular function select register 1
0
0
Address 6316
STP-instruction-execution status bit (Note 1) 0: Normal operation. 1: STP instruction is under execution. WIT-instruction-execution status bit (Note 1) 0: Normal operation. 1: WIT instruction is under execution. Fix this bit to "0". System clock stop select bit at WIT (Note 2) 0: In wait mode, system clock fsys is active. 1: In wait mode, system clock fsys is inactive. Fix this bit to "0". Timer B2 clock source select bit Valid in event counter mode: 0: Clock input from pin TB2IN is counted. 1: fX32 (f(XIN)/32) is counted.
Notes 1: At power-on reset, this bit becomes "0". At hardware reset or software reset, this bit retains the value just before reset. Even when "1" is try to be written, the bit status will not change. 2: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.
Fig. 87 Bit configuration of particular function select register 1
7
6
5
4
3
2
1
0 Watchdog timer frequency select register
Address 6116
Watchdog timer frequency select bit 0 : Select W f512 1 : Select W f32 Watchdog timer clock source select bits at STP termination 0 0 : fX32 0 1 : fX16 1 0 : fX128 1 1 : fX64
Fig. 88 Bit configuration of watchdog timer frequency select register
79
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric otic par N e Som
P
REL
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
WIT mode
When the WIT instruction is executed with the system clock stop select bit at WIT (bit 3 of the particular function select register 1 in Figure 87) being "0", BIU, CPU, and divide clocks Wf32 and Wf512 are inactive with the "L" state. However, the oscillation circuit, PLL circuit, input clock fXIN, system clock fsys, 1, and peripheral devices' clocks f1 to f4096 remain active. Therefore, BIU and CPU are inactive, whereas timers A and B, serial I/O, and the A-D converter, which use the peripheral devices' clocks f1 to f4096, are still active. Note that the watchdog timer is inactive. On the other hand, when the WIT instruction is executed with the system clock stop select bit at WIT being "1", the oscillation circuit, PLL circuit, and input clock fXIN are active, while system clock fsys, BIU, CPU, and peripheral devices' clocks are inactive. As a result, the A-D converter and watchdog timer, which use peripheral devices' clocks f1 to f4096, Wf32 and Wf512, become inactive. At this time, timers A and B are active only in the event counter mode, and serial I/O communication is active only while an external clock is selected. If the internal peripheral devices are not used in the WIT mode, the latter is better because the current dissipation is more saved. Note that the system clock stop select bit at WIT needs to be set to "1" immediately before execution of the WIT instruction and cleared to "0" immediately after the WIT mode is terminated. The WIT state is terminated by acceptance of an interrupt request, and then, supply of BIU and CPU will restart. Since the oscillation circuit, PLL circuit, and clock input fXIN are active in the WIT mode, an interrupt processing can be executed just after the WIT mode termination.
80
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
POWER SAVING FUNCTION
The following functions can save the power dissipation of the whole system.
(1) Inactive system clock in wait mode
In the wait mode, if the internal peripheral devices need not to operate, when the system clock stop select bit at WIT (bit 3 of the particular function select register 1) = "1", both of system clock fsys and peripheral devices' clock are inactive, and the power dissipation can be saved. For details, refer to the section on the standby function.
(2) Inactive oscillation circuit
When an externally-generated stable clock is input to pin XIN, the power dissipation can be saved if both of the following conditions are met: * the external clock input select bit (bit 1 of the particular function select register 0) = "1". * the oscillation driver circuit between pins XIN and XOUT is inactive. At this time, the output level at pin XOUT is fixed to "H". When not using fPLL, also, the supply of BIU and CPU restarts just after the microcomputer returns from the stop mode, owing to an interrupt request occurrence. Therefore, an instruction can be executed just after the termination of the stop mode. For details, refer to the section on the clock generating circuit and standby function.
(3) Disconnection from pin VREF
When not using the A-D converter, by setting the VREF connection select bit (bit 6 of the A-D control register 1) to "1", the resistor ladder network of the A-D converter will be disconnected from the reference voltage input pin (VREF). In this case, no current flows from pin VREF to the resistor ladder network, and the power dissipation can be saved. Note that, after the VREF connection select bit changes from "1" (VREF disconnected) to "0" (VREF connected), be sure that a waiting time of 1 s or more has passed before the A-D conversion starts. For details, refer to the section on the A-D converter.
81
MITSUBISHI MICROCOMPUTERS
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric otic par N e Som
P
REL
A IMIN
RY
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
DEBUG FUNCTION
When the CPU fetches an instruction code, an interrupt request will be generated if a selected condition is satisfied, as a resultant of comparison between a specified address and the start address where the instruction code is stored (the contents of PG and PC). The decision whether this condition is satisfied or not is called address matching detection, and the interrupt generated by this detection is called an address matching detection interrupt. (For interrupt vector addresses, refer to the section on interrupts.) In the address matching detection, a non-maskable interrupt routine is proceeded without execution of the original instruction which has been allocated to the target address. The debug function provides the following two modes: * the address matching detection mode, which is used to avoid the area where program exists or modify a program. * the out-of-address-area detection mode, which is used to detect a program runaway. Figure 89 shows the block diagram of the debug function. Figures 90 and 91 show the bit configurations of the debug control registers 0, 1, and address compare registers 0,1, respectively. The detect condition select bits of the debug control register 0 can select one condition between the following 4 conditions. When the selected address condition is satisfied, an address matching detection interrupt request will be generated: (1) Address matching detection 0 The contents of PG and PC match with the address which has been set in the address compare register 0. (2) Address matching detection 1 The contents of PG and PC match with the address which has been set in the address compare register 1. (3) Address matching detection 2 The contents of PG and PC match with the address which has been set in either of the address compare register 0 or address compare register 1. (4) Out-of-address-area detection The contents of PG and PC are less than the address which has
been set in the address compare register 0 or larger than the address which has been set in the address compare register 1. By setting the detect enable bit of the debug control register 0 to "1", an address matching detection interrupt request will be generated if any one of the above address conditions is satisfied. Clearing the detect enable bit to "0" generates no interrupt request even if any of the above address conditions is satisfied. The address compare register access enable bit of the debug control register 1 must be set to "1" by the instruction just before the access operation (read/write). Then, this bit must be cleared to "0" (disabled) by the next instruction. While this bit = "0", the address compare registers 0, 1 cannot be accessed. The address-matching-detection 2 decision bit of the debug control register 1 decides, whether the address which has been set in the address compare register 0 or 1 matches with the contents of PG, PC, when the address matching detection 2 is selected. The contents of this bit is invalid when address matching detection 0 or 1 is selected. In order to use the debug function to avoid the area where program exists or modify a program, perform the necessary processing within an address matching interrupt routine. As a result, the contents of PG, PC, PS at acceptance of an address matching detection interrupt request (i.e. the address at which an address matching detection condition is satisfied) have been pushed on to the stack. If a return destination address after the interrupt processing is to be altered, rewrite the contents of the stack, and then return by the RTI instruction. To use the debug function to detect a program runaway, set an address area where no program exists into the address compare registers 0 and 1 by using the out-of-address-area detection. When the CPU fetches instruction codes from this address area and executes them, an address matching detection interrupt request will be generated. The above debug function cannot be evaluated by a debugger, so that the debug function must not be used while a debugger is running.
Internal data bus (DB0 to DB15)
Debug control register 0 Address compare register 0 Address compare register 1 Debug control register 1
Matching * Compare register
Matching * Compare register
Address matching detect circuit
Address matching detection interrupt
CPU bus (Address)
Fig. 89 Block diagram of debug function
82
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
7 1
6 0
5
4 0
3 0
2
1
0 Debug control register 0
Address 6616
Detect condition select bits (Note 1) 000: Do not select. 001: Address matching detection 0 010: Address matching detection 1 011: Address matching detection 2 100: Do not select. 101: Out-of-address-area detection 110: Do not select. 111: Do not select. Fix this bit to "0" (Note 1). Detect enable bit (Note 1) 0: Detection disabled. 1: Detection enabled. Fix this bit to "0" (Note 1). "1" at read.
7 0
6
5
4
3 1
2
1
0 0 Debug control register 1 Fix this bit to "0" (Note 1). "0" at read (Note 1).
Address 6716
Address compare register access enable bit (Note 2) 0: Disabled 1: Enabled Fix this bit to "1" when using the debug function. While debugger is not used, "0" at read. While debugger is used, "1" at read. Address-matching-detection 2 decision bit Valid when address matching detection 2 is selected. 0: Matches with the contents of the address compare register 0. 1: Matches with the contents of the address compare register 1. "0" at read.
Notes 1: At power-on reset, these bits = "0"; at hardware reset or software reset, these bits retain the value just before reset. 2: Set this bit to "1" with the instruction just before the address compare register 0, 1 (addresses 6816 to 6D16) is accessed. And then, clear this bit to "0" with the instruction just after the access.
Fig. 90 Bit configuration of debug control register 0, 1
(23) 7
(16) (15) 07
(8) 07
0
Address compare register 0 Address compare register 1
Address 6816, 6916, 6A16 6B16, 6C16, 6D16
The address to be detected (in other words, the start address of instruction) is set here.
Fig. 91 Bit configuration of address compare register 0, 1
83
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
ABSOLUTE MAXIMUM RATINGS
Symbol VCC AVCC VI VO Pd Topr Tstg Parameter Power source voltage Analog power source voltage Input voltage P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, P6OUTCUT, VCONT, VREF, XIN, RESET, BYTE, MD0, MD1 Ratings -0.3 to 6.5 -0.3 to 6.5 -0.3 to VCC+0.3 -0.3 to VCC+0.3 300 -20 to 85 -40 to 150 Unit V V V V mW C C
Output voltage P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, XOUT Power dissipation Operating ambient temperature Storage temperature
RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V, Ta = -20 to 85 C, unless otherwise noted)
Limits Symbol VCC AVCC VSS AVSS VIH VIL IOH(peak) IOH(avg) IOL(peak) IOL(peak) IOL(avg) IOL(avg) f(XIN) f(fsys) Power source voltage Analog power source voltage Power source voltage Analog power source voltage High-level input voltage P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, P6OUTCUT, XIN, RESET, MD0, MD1 Low-level input voltage P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, P6OUTCUT, XIN, RESET, MD0, MD1 High-level peak output current Low-level peak output current Low-level peak output current P10-P17, P20-P27, P50-P57, P60-P65, P70-P74 P10-P17, P20-P27, P50-P57, P70-P74 P60-P65 High-level average output current P10-P17, P20-P27, P50-P57, P60-P65, P70-P74 0.8 Vcc 0 Parameter Min. 4.5 Typ. 5.0 VCC 0 0 Vcc 0.2 VCC -10 -5 10 20 5 15 20 20 Max. 5.5 Unit V V V V V V mA mA mA mA mA mA MHz MHz
Low-level average output current P10-P17, P20-P27, P50-P57, P70-P74 Low-level average output current P60-P65 External clock input frequency (Note 1) System clock frequency
Notes 1: When using the PLL frequency multiplier, be sure that f(fsys) = 20 MHz or less. 2: The average output current is the average value of an interval of 100 ms. 3: The sum of IOL(peak) must be 110 mA or less, the sum of IOH(peak) must be 80 mA or less.
84
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
DC ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 C, f(fsys) = 20 MHz, unless otherwise noted)
Symbol VOH Parameter High-level output voltage P10-P17, P20-P27, P55-P57, P60-P65, P70-P74 Low-level output voltage P10-P17, P20-P27, P55-P57, P60-P65, P70-P74 Hysteresis TA0IN-TA2IN, TA4IN, TA9IN, TA0OUT-TA2OUT, TA4OUT, TA9OUT, TB0IN-TB2IN, INT3-INT7, CTS0, CTS1, CLK0, CLK1, RxD0, RxD1, RTPTRG0, P6OUTCUT Test conditions IOH = -10 mA Min. 3 Limits Typ. Max. Unit V
VOL
IOL = 10 mA
2
V
VT+ --VT-
0.4
1
V
VT+ --VT- VT+ --VT- IIH
Hysteresis RESET Hysteresis XIN High-level input current P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, P6OUTCUT, XIN, RESET, MD0, MD1 Low-level input current P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, P6OUTCUT, XIN, RESET, MD0, MD1 RAM hold voltage Power source current VI = 5.0 V
0.5 0.1
1.5 0.3 5
V V A
IIL
VI = 0 V
-5
A
VRAM ICC
When clock is inactive. Output-only pins are open, and the other pins are connected to Vss or Vcc. An external square-waveform clock is input. (Pin XOUT is open.) The PLL frequency multiplier is inactive. f(fsys) = 20 MHz. CPU is active. Ta = 25 C when clock is inactive. Ta = 85 C when clock is inactive.
2 25 50
V mA
1
A
20
85
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
A-D CONVERTER CHARACTERISTICS
(VCC = AVCC = 5 V 0.5 V, VSS = AVSS = 0 V, Ta = -20 to 85 C, unless otherwise noted) Symbol ---------- Parameter Resolution VREF = VCC Test conditions A-D converter Comparator 10-bit resolution mode 8-bit resolution mode Comparater 5 10-bit resolution mode 8-bit resolution mode Comparater 5.9 2.45 (Note) 0.7 (Note) 2.7 0 VCC VREF V V Limits Min. Typ. Max. 10 Unit Bits
---------- RLADDER tCONV VREF VIA
Absolute accuracy Ladder resistance Conversion time Reference voltage Analog input voltage
VREF = VCC VREF = VCC f(fsys) 20 MHz
1 VREF V 256 3 LSB 2 LSB 40 mV k
s
Note: This is applied when A-D conversion freguency (AD) = f1 ().
D-A CONVERTER CHARACTERISTICS
(VCC = 5 V, VSS = AVSS = 0 V, VREF = 5 V, Ta = -20 to 85 C, unless otherwise noted) Symbol ---- ---- tsu RO IVREF Resolution Absolute accuracy Set time Output resistance Reference power source input current (Note) 2 3.5 Parameter Test conditions Limits Typ. Max. 8 1.0 3 4.5 3.2 Unit Bits % s k mA
Min.
Note: The test conditions are as follows: * One D-A converter is used. * The D-A register value of the unused D-A converter is "0016." * The reference power source input current for the ladder resistance of the A-D converter is excluded.
RESET INPUT Reset input timing requirements (VCC = 5 V 0.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted)
Symbol tw(RESETL) Parameter RESET input low-level pulse width Min. 10 Limits Typ. Max. Unit
s
RESET input tw(RESETL)
86
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
PERIPHERAL DEVICE INPUT/OUTPUT TIMING
(VCC = 5 V0.5 V, VSS = 0 V, Ta = -20 to 85 C, f(fsys) = 20 MHz unless otherwise noted) For limits depending on f(fsys), their calculation formulas are shown below. Also, the values at f(fsys) = 20 MHz are shown in ( ).
Timer A input (Count input in event counter mode)
Symbol tc(TA) tw(TAH) tw(TAL) TAiIN input cycle time TAiIN input high-level pulse width TAiIN input low-level pulse width Parameter Limits Min. 80 40 40 Max. Unit ns ns ns
Timer A input (Gating input in timer mode)
Symbol tc(TA) tw(TAH) tw(TAL) TAiIN input cycle time TAiIN input high-level pulse width TAiIN input low-level pulse width Parameter f(fsys) 20 MHz f(fsys) 20 MHz f(fsys) 20 MHz Limits Min. 16 x 109 f(fsys) 8 x 109 f(fsys) 8x f(fsys) 109 (800) (400) (400) Max. Unit ns ns ns
Note : The TAiIN input cycle time requires 4 or more cycles of a count source. The TAiIN input high-level pulse width and the TAiIN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) 20 MHz.
Timer A input (External trigger input in one-shot pulse mode)
Symbol tc(TA) tw(TAH) tw(TAL) TAiIN input cycle time TAiIN input high-level pulse width TAiIN input low-level pulse width Parameter f(fsys) 20 MHz Limits Min. 8 x 109 f(fsys) 80 80 (400) Max. Unit ns ns ns
Timer A input (External trigger input in pulse width modulation mode)
Symbol tw(TAH) tw(TAL) TAiIN input high-level pulse width TAiIN input low-level pulse width Parameter Limits Min. 80 80 Max. Unit ns ns
Timer A input (Up-down input and Count input in event counter mode)
Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) TAiOUT input cycle time TAiOUT input high-level pulse width TAiOUT input low-level pulse width TAiOUT input setup time TAiOUT input hold time Parameter Limits Min. 2000 1000 1000 400 400 Max. Unit ns ns ns ns ns
87
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Timer A input (Two-phase pulse input in event counter mode)
Symbol tc(TA) tsu(TAjIN-TAjOUT) tsu(TAjOUT-TAjIN) TAjIN input cycle time TAjIN input setup time TAjOUT input setup time Parameter Limits Min. 800 200 200 Max. Unit ns ns ns
* Gating input in timer mode * Count input in event counter mode * External trigger input in one-shot pulse mode * External trigger input in pulse width modulation mode tc(TA) tw(TAH)
TAiIN input
tw(TAL)
* Up-down and Count input in event counter mode tc(UP) tw(UPH)
TAiOUT input (Up-down input)
tw(UPL)
TAiOUT input (Up-down input)
TAiIN input (When count by falling)
th(TIN-UP)
tsu(UP-TIN)
TAiIN input (When count by rising)
* Two-phase pulse input in event counter mode tc(TA)
TAjIN input
tsu(TAjIN-TAjOUT)
TAjOUT input
tsu(TAjIN-TAjOUT) tsu(TAjOUT-TAjIN) tsu(TAjOUT-TAjIN)
Test conditions * VCC = 5 V 0.5 V, Ta = -20 to 85 C * Input timing voltage : VIL = 1.0 V, VIH = 4.0 V
88
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Timer B input (Count input in event counter mode)
Symbol tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) TBiIN input cycle time (one edge count) TBiIN input high-level pulse width (one edge count) TBiIN input low-level pulse width (one edge count) TBiIN input cycle time (both edge count) TBiIN input high-level pulse width (both edge count) TBiIN input low-level pulse width (both edge count) Parameter Limits Min. 80 40 40 160 80 80 Max. Unit ns ns ns ns ns ns
Timer B input (Pulse period measurement mode)
Symbol tc(TB) tw(TBH) tw(TBL) TBiIN input cycle time TBiIN input high-level pulse width TBiIN input low-level pulse width Parameter f(fsys) 20 MHz f(fsys) 20 MHz f(fsys) 20 MHz Limits Min. 16 x 109 (800) f(fsys) 8x f(fsys) 8 x 109 f(fsys) 109 (400) (400) Max. Unit ns ns ns
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) 20 MHz.
Timer B input (Pulse width measurement mode)
Symbol tc(TB) tw(TBH) tw(TBL) TBiIN input cycle time TBiIN input high-level pulse width TBiIN input low-level pulse width Parameter f(fsys) 20 MHz f(fsys) 20 MHz f(fsys) 20 MHz Limits Min. 16 x f(fsys) 109 (800) (400) (400) Max. Unit ns ns ns
8x f(fsys) 8 x 109 f(fsys) 109
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) 20 MHz.
Serial I/O
Symbol tc(CK) tw(CKH) tw(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) CLKi input cycle time CLKi input high-level pulse width CLKi input low-level pulse width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time 0 20 90 Parameter Limits Min. 200 100 100 80 Max. Unit ns ns ns ns ns ns ns
89
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
External interrupt (INTi) input
Symbol tw(INH) tw(INL) INTi input high-level pulse width INTi input low-level pulse width Parameter Limits Min. 250 250 Max. Unit ns ns
tc(TB) tw(TBH)
TBiIN input
tw(TBL) tc(CK) tw(CKH)
CLKi input
tw(CKL) th(C-Q)
TxDi output
td(C-Q)
RxDi input
tsu(D-C)
th(C-D)
tw(INL)
INTi input
tw(INH)
Test conditions * Vcc = 5 V 0.5 V, Ta = -20 to 85 C * Input timing voltage : VIL = 1.0 V, VIH = 4.0 V * Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 50 pF
90
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
External clock input
Timing Requirements (VCC = 5 V0.5 V, VSS = 0 V, Ta = -20 to 85 C, f(XIN) = 20 MHz, unless otherwise noted) Symbol tc tw(half) tw(H) tw(L) tr tf External clock input cycle time External clock input pulse width with half input-voltage External clock input high-level pulse width External clock input low-level pulse width External clock input rise time External clock input fall time Parameter Limits Min. 50 0.45 tc 0.5 tc - 8 0.5 tc - 8 8 8 0.55 tc Max. Unit ns ns ns ns ns ns
External clock input
tw(L)
XIN
tw(H)
tr
tf
tc tw(half)
Test conditions * Vcc = 5 V 0.5 V, Ta = -20 to 85 C * Input timing voltage : VIL = 1.0 V, VIH = 4.0 V (tw(H), tw(L), tr, tf) * Output timing voltage : 2.5 V (tc, tw(half))
91
PRE
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
L
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
PACKAGE OUTLINE
42P2R-E
EIAJ Package Code SSOP42-P-450-0.80
42
Plastic 42pin 450mil SSOP
JEDEC Code - Weight(g) -
22
Lead Material Cu Alloy+42 Alloy
e
b2
e1
HE
Recommended Mount Pad
E
F Symbol
1 21
G
D
A
A2 e y
b
A1
A A1 A2 b c D E e HE L L1 z Z1 y b2 e1 I2
z Z1 Detail G Detail F
c
Dimension in Millimeters Min Nom Max 2.4 - - - 0.05 - - 2.0 - 0.4 0.3 0.25 0.2 0.15 0.13 17.7 17.5 17.3 8.6 8.4 8.2 - 0.8 - 12.23 11.93 11.63 0.7 0.5 0.3 - 1.765 - - 0.75 - - - 0.9 0.15 - - 0 - 10 - 0.5 - - 11.43 - - 1.27 -
L1
42P4B
EIAJ Package Code SDIP42-P-600-1.78 JEDEC Code - Weight(g) 4.1 Lead Material Alloy 42/Cu Alloy
L
Plastic 42pin 600mil SDIP
42
22
1
21
Symbol
D
e SEATING PLANE
b1
b
b2
A A1 A2 b b1 b2 c D E e e1 L
Dimension in Millimeters Min Nom Max - - 5.5 0.51 - - - 3.8 - 0.35 0.45 0.55 0.9 1.0 1.3 0.63 0.73 1.03 0.22 0.27 0.34 36.5 36.7 36.9 12.85 13.0 13.15 - 1.778 - - 15.24 - 3.0 - - 0 - 15
A
92
A1
L
A2
e1
E
c
I2
P
. . nge tion ifica t to cha pec al s subjec fin re a ot a is n limits his e: T ametric ic Not e par Som
REL
A IMIN
RY
MITSUBISHI MICROCOMPUTERS
M37906M4C-XXXFP, M37906M4C-XXXSP, M37906M4H-XXXFP M37906M4H-XXXSP, M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
16-BIT CMOS MICROCOMPUTER
Keep safety first in your circuit designs!
* Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
* * * These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com). When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.
* *
* *
*
(c) 2001 MITSUBISHI ELECTRIC CORP. New publication, effective Nov. 2001. Specifications subject to change without notice.
Revision History
Rev. No. 1.0
M37906MxX-XXXFP/SP Datasheet
Revision Description Rev. date 000331
2.0
First Edition. The following are released. * DESCRIPTION * Timer function for motor control * Pulse output port mode (1) The following are revised: * Figure 42 in page 36; the description for bits 6 and 7 of the timer Ax (x = 0 to 3) mode register (See the table below.) (See Table 7.) * Figure 50 in page 43; the description for bits 6 and 7 of the timer Ax (x = 0, 3) mode register (See Fig. 42.) (See Table 7.) (2) The following are added: BASIC FUNCTION BLOCKS, MEMORY, CENTRAL PROCESSING UNIT (CPU), BUS INTERFACE UNIT, PROCESSOR MODES, INTERRUPTS, TIMER A, TIMER B, SERIAL I/O PORTS, A-D CONVERTER, D-A CONVERTER, WATCHDOG TIMER, INPUT/OUTPUT PINS, RESET CIRCUIT, OSCILLATION CIRCUIT, CLOCK GENERATING CIRCUIT, STANDBY FUNCTION, POWER SAVING FUNCTION, DEBUG FUNCTION, ELECTRICAL CHARACTERISTICS, PACKAGE OUTLINE, MASK ROM CONFIRMATION FORM, MARK SPECIFICATION FORM The new information added in Rev.3.0 are described in Corrections and Supplementary Explanation for "M37906MxC Datasheet (Rev.A)". Refer to "Corrections and Supplementary Explanation for M37906MxC-XXXFP/SP Datasheet (Rev.B)". Note : 5 represents the new information added in Rev.4.0. Refer to "Corrections and Supplementary Explanation for M37906MxX-XXXFP/SP Datasheet (Rev.C)". Note : 5 represents the new information added in Rev.5.0.
000515
3.0 4.0
000807 010706
5.0
011113
(1/1)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.1
Page
5 All pages, Header
Error
M37906M4C-XXXFP, M37906M4C-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
Correction
M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP [M37906M4C-XXXFP, M37906M4C-XXXSP] [M37906M4H-XXXFP, M37906M4H-XXXSP] (Note) ROM................................................................32 Kbytes RAM..................................................................1 Kbyte [M37906M6C-XXXFP, M37906M6C-XXXSP] ROM................................................................48 Kbytes RAM..................................................................3 Kbytes [M37906M8C-XXXFP, M37906M8C-XXXSP] ROM................................................................60 Kbytes RAM..................................................................3 Kbytes
5 [M37906M4C-XXXFP, M37906M4C-XXXSP] Page 1,
DISTINCTIVE FEATURES; Memory
ROM................................................................32 Kbytes RAM..................................................................1 Kbyte
* 8-bit A-D converter............................2-channel outputs
* 8-bit D-A converter............................2-channel outputs Note: The M37906M4C-XXXFP/SP and the M37906M4HXXXFP/SP have the same functions, distinctive features, and electrical characteristics. M37906MxX-XXXFP PIN CONFIGURATION (TOP VIEW) (Type) M37906M4C-XXXFP M37906M4H-XXXFP M37906M6C-XXXFP M37906M8C-XXXFP
5 5 Page 1, M37906MxC-XXXFP PIN CONFIGURATION (TOP VIEW) PIN5 (Type) M37906M4C-XXXFP
M37906M6C-XXXFP M37906M8C-XXXFP INT4
CONFIGURATION of outline 42P2R-E
P6OUTCUT/INT4 M37906MxX-XXXSP PIN CONFIGURATION (TOP VIEW) (Type) M37906M4C-XXXSP M37906M4H-XXXSP M37906M6C-XXXSP M37906M8C-XXXSP
5 Page 2, M37906MxC-XXXSP PIN CONFIGURATION (TOP VIEW) PIN5
CONFIGURATION of outline 42P4B
(Type)
M37906M4C-XXXSP M37906M6C-XXXSP M37906M8C-XXXSP
INT4
P6OUTCUT/INT4 (Note) P74/AN4/DA1/INT3/RTPTRG0 (Note) P57/INT7/TB2IN/IDU P56/INT6/TB1IN/IDV P55/INT5/TB0IN/IDW P24(/TB0IN) P25(/TB1IN) P26(/TB2IN) P26(/INT3/RTPTRG0)
Pages 1, 2
PIN CONFIGURATION of outlines 42P2R-E and 42P4B
P74/AN4/DA1/INT3/RTPTRG0 P57/INT7/TB2IN/IDU P56/INT6/TB1IN/IDV P55/INT5/TB0IN/IDW P24(/TB0IN) P25(/TB1IN) P26(/TB2IN) P26(/INT3/RTPTRG0) ( ) : Shift function
(Note)
Note: Allocation of these pins can be switched by software. P6OUTCUT
Page 3,
BLOCK DIAGRAM
INT4 ROM 32 Kbytes RAM 1 Kbyte
ROM (Note)
RAM (Note)
5
Note: ROM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP 32 Kbytes 48 Kbytes 60 Kbytes RAM 1 Kbyte 3 Kbytes 3 Kbytes
Note: ROM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP Memory size RAM ROM 32 Kbytes RAM 1 Kbyte
48 Kbytes 60 Kbytes
3 Kbytes 3 Kbytes
Page 4, FUNCTIONS
Memory size
RAM ROM
1 Kbyte 32 Kbytes
(Note 1) (Note 1)
(1/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.2
Page
Page 4, FUNCTIONS
Interrupts
Error
Maskable interrupts Nonmaskable interrupts 5 external types, 18 internal types. ***** 3 internal types. Interrupts
Correction
Maskable interrupts Nonmaskable interrupts 5 external sources, 18 internal sources. ***** 3 internal sources.
Clock generating circuit
Built-in (externally connected to a ceramic resonator or quartz crystal resonator).
Clock generating circuit
Built-in (externally connected to a ceramic resonator or quartzcrystal oscillator).
PLL frequency multiplier
The following multiplication methods are avaiable : doble, triple, and quadruple.
PLL frequency multiplier
The following multiplication ratios are avaiable : 2, 3, 4.
Power dissipation Package
125 mW (at f(XIN) = 20 MHz, typ.,PLL frequency multiplier stopped.) (Note)
Power dissipation Package Note 1:
125 mW (at f(fsys) = 20 MHz, typ., the PLL frequency multiplier is inactive.) (Note 2)
5
Note 1:
ROM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP RAM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP 32 Kbytes 48 Kbytes 60 Kbytes 1 Kbyte 3 Kbytes 3 Kbytes
ROM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP RAM M37906M4C-XXXFP, M37906M4C-XXXSP M37906M4H-XXXFP, M37906M4H-XXXSP M37906M6C-XXXFP, M37906M6C-XXXSP M37906M8C-XXXFP, M37906M8C-XXXSP
32 Kbytes 48 Kbytes 60 Kbytes 1 Kbyte 3 Kbytes 3 Kbytes
5
2:
Packages M37906M4C-XXXFP, M37906M6C-XXXFP, M37906M8C-XXXFP M37906M4C-XXXSP, M37906M6C-XXXSP, M37906M8C-XXXSP 42-pin plastic *****
2:
Packages M37906M4C-XXXFP, M37906M4H-XXXFP, M37906M6C-XXXFP, M37906M8C-XXXFP M37906M4C-XXXSP, M37906M4H-XXXSP, M37906M6C-XXXSP, M37906M8C-XXXSP 42-pin plastic *****
42-pin shrink *****
42-pin shrink *****
Page 5 P6OUTCUT [Pin], [Name]
INT4 INT4 input input ***** P6OUTCUT P6OUTCUT input input *****
[Functions] This pin functions as an input pin for INT4. Also, this pin functions as an input pin for a forcibly-cut-off signal in the motor drive waveform output mode.
This pin has the function to forcibly place port P6 pins in the input mode (port-output-cutoff function). Also, this pin functions as an input pin for INT4, and as an input pin for the port-output-cutoff function in the motor drive waveform output mode.
(Line 5)
Page 6, Memory
(Line 5)
The internal ROM is allocated to addresses 800016 through FFFF16, and its address space is 32 Kbytes. The internal RAM is allocated to addresses C0016 through FFF16, and its address space is 1 Kbyte. In addition to storing data, the RAM is used as a stack during a subroutine call, or interrupts.
The internal ROM and RAM are allocated as shown in Figures 1 (1) through (3).
(Deleted)
Page 6, Right column Line 8 5 Page 6
Allocated to addresses 016 through FF16 are ****** A-D converter, D-A converter, UART, timers, interrupt control registers, etc. Figure 1 (1). Memory map of M37906M4C-XXXFP/SP (Single-chip mode)
Allocated to addresses 016 through FF16 are ****** A-D converter, D-A converter, serial I/O, timers, interrupt control registers, etc. Figure 1 (1). Memory map of M37906M4C-XXXFP/SP and M37906M4H-XXXFP/SP (Single-chip mode)
(2/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.3
Page
Page 7 Page 8 Page 12,
3. Interrupt disable flag (I) (Line 3)
Error
Correction
Memory map of M37906M6C-XXXFP/SP (Single-chip mode) Memory map of M37906M8C-XXXFP/SP (Single-chip mode)
(Line 3)
**** all interrupts except watchdog timer, NMI, and software interrupt ****
5 4 3 2 1 0
**** all interrupts except watchdog timer and software interrupts ****
5 4 3 2 1 0
Page 20, Fig. 11
Processor mode register 0 Processor mode bits 00 : Single-chip mode
* *
0
0
Processor mode register 0 Processor mode bits 00 : Single-chip mode
* *
Page 21, Left column Line 3 Page 21, Left column Line 21 Page 22, Fig. 13
*** Reset is also handled as a type of interrupt in this section, too. The position to which pin INT3 is to be allocated can be selected ****
*** Reset is also handled as an interrupt source in this section, too. The position where pin INT3/RTPTRG0 is allocated can be selected ****
(Interrupt control register bit configuration for INT3-INT7)
5 4 3 2 1 0
(Interrupt control register bit configuration for INT3-INT7)
5 4 3 2 1 0
Interrupt priority level select bits (Notes 1, 2) Interrupt request bit
* *
Interrupt priority level select bits (Note 1) Interrupt request bit (Note 2)
* *
Page 39, Fig. 43
INT4 Reset
Waveform output control bit (bit 7 at addresss A616) DQ R P6OUTCUT Reset
Waveform output control bit (bit 7 at addresss A616) DQ R
Page 40, Right column Lines 5, 6
*** This bit is cleared to "0" by inputting falling edge to the INT4 pin, by reset, or by clearing with instructions.
*** This bit is cleared to "0" by inputting a falling edge to pin P6OUTCUT, by reset, or by executing instructions.
Page 43, Retained data can be read out **** Left column Line 7
5 4 3 2 1 0
Retain data can be read out ****
5
4
3
2
1
0
Page 43, Fig. 47 Page 44, Left column Last line Page 44, Fig. 48
INT4
position-data-retain function control register
* *
position-data-retain function control register Retain-trigger polarity select bit
* *
Retained trigger's polarity select bit
*** count start flag to "1", and they stop it when clearing that flag to "0".
Waveform output control bit 1 (bit 7 at addresss A616) DQ R Reset
*** count start bit to "1", and they stop it when clearing that bit to "0".
Waveform output control bit 1 (bit 7 at addresss A616) DQ P6OUTCUT Reset
5 4 3 2 1 0
R
Page 45, Fig. 49 Page 46, Right column Line 35 Page 46, Right column Line 51
5
4
3
2
1
0
Waveform output control register
Waveform output mode register
*** the pulse to which pulse width modulation is applied output port **** *** by reset or clearing with instructions.
*** the pulse to which pulse width modulation has been applied output port **** *** by reset or by executing instructions.
(3/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.4
Page
Page 46, Right column Last line Page 47, Left column Line 45 Page 49, Left column Line 5 Page 49, Fig. 55
Error
*** by inputting a falling edge to an external interrupt pin, INT4. *** by inputting a falling edge to an external interrupt pin, INT4, or clearing with instructions.
Correction
*** by inputting a falling edge to pin P6OUTCUT.
*** by inputting a falling edge to pin P6OUTCUT, or by executing instructions.
*** shown in Figure 55 are used to determine whether to use port P8 as a ****
5 4 3 2 1 0
*** shown in Figure 55 are used to determine whether to use port P1 as a ****
5 4 3 2 1 0
UART0 Transmit/Receive mode register UART1 Transmit/Receive mode register Serial I/O mode select bits 000 : Serial I/O is invalid. (Port P8 functions as a programmable I/O port.)
* *
UART0 Transmit/Receive mode register UART1 Transmit/Receive mode register Serial I/O mode select bits 000 : Serial I/O is invalid. (Port P1 functions as a programmable I/O port.)
* *
Page 59, Table 8
Functions Pin P10/CTS0/RTS0 (Note 1) Pin P11/*** CTS2 P11 or CLK0
Functions Pin P10/CTS0/RTS0 (Note 1) Pin P11/*** CTS0 P11 or CLK0
Page 63,
Operation mode
*** the comparator function select register is "0" and ****
*** the comparator function select register 0 is "0" and ****
Line 8 Page 63,
Operation mode
*** the comparator result register.
*** the comparator result register 0.
Last line Page 69, Lines 6, 7
*** an input pin when it is "0". When a pin is programmed for output, the data **** *** an input pin when it is "0". Also, each bit of the port P6 direction register can be cleared to "0" by inputting a falling edge to pin P6OUTCUT or by executing instructions. When a pin is programmed for output, the data **** [Inside dotted-line included] P20/TA4 OUT, P22/TA9 OUT
Page 70, Fig. 76
[Inside dotted-line included] P20/TA4 OUT, P22/TA9 OUT, P60/TA0 OUT/W/RTP00, P61/TA0 IN/V/RTP01, P62/TA1 OUT/U/RTP02, P63/TA1 IN/W/RTP03, P64/TA2 OUT/V/RTP10, P65/TA2 IN/U/RTP11
The block diagram for port P6 pins (the 3rd block diagram) is added.
Page 72, Fig. 79 Page 73, Fig. 78 Page 74, Left column Lines 2 to 6 Page 74, Left column Line 22 Page 74, Fig. 81 Page 74, Fig. 83 Page 75, Left column Lines 7, 27 Right column
Lines 15, 10, 21
Comparison result register 0 (DE16)*** Debug control register 1 (8116)***
0
0016
0 0 (Note 2) 0 0 0 (Note 2)
Comparator result register 0 (DE16)*** Debug control register 1 (8116)***
0 00
0016
0 0 0 (Note 2)
*** and Figure 81 shows a circuit example with an external ceramic resonator or quartz crystal oscillator. The constants such as capacitance etc. depend on a resonator/ oscillator. *** enable bit (bit 1 of the clock control register; See Figure 85.), ***
*** and Figure 81 shows a circuit example with an external ceramic resonator or quartz-crystal oscillator. The constants such as capacitance etc. depend on an oscillator. *** enable bit (bit 1 of the clock control register 0; See Figure 85.), ***
Fig. 81 Circuit example with external ceramic resonator or quartz crystal oscillator Fig. 83 Circuit example with pin VCONT and PLL circuit *** the clock control register ****
Fig. 81 Circuit example with external ceramic resonator or quartz-crystal oscillator Fig. 83 Circuit example of connection with pin V CONT when PLL circuit used *** the clock control register 0 ****
(4/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.5
Page
Page 75, Left column Line 20
Error
*** selects the PLL circuit's operation (stopped/active).
Correction
*** selects the PLL circuit's operation (inactive/active).
Page 75, *** (In this case, the PLL circuit operates.) Left column Line 23 Page 75, At the STP instruction execution, the PLL circuit stops its Left column operation, and **** Line 25 Page 75, *** the frequency of the PLL output clock (fPLL) *** Right column Lines 1, 7, 12 Page 75, ***, and fXIN is select as the system clock when bit 5 = "0". Right column Line 11 Page 75, ***, and these bits select the multiplication ratio of (f1 to Right column f4096)/(fsys). Line 22 Page 75, Note: The PLL multiplication must be set so that the freTable 9 quency of the PLL output clock (fPLL) must be *** Note Page 76, PLL frequency fPLL Fig. 84
multiplier System clock frequency select bit
*** (In this case, the PLL circuit is active.)
At the STP instruction execution, the PLL circuit is active, and ****
*** the frequency of fPLL ***
***, and input clock fXIN is select as the system clock when bit 5 = "0". ***, and these bits select the division ratio of (f1 to f4096)/(fsys). Note: The PLL multiplication must be set so that the frequency of fPLL must be ***
PLL frequency fPLL multiplier
System clock select bit
Page 77, Fig. 86
5
4
3
2
1
0
5
4
3
2
1
0
0
0
Particular function select register 0 External clock input select bit (Note) 0: Oscillation circuit is active. (Oscillator is connected.)
0
0
Particular function select register 0 External clock input select bit (Note) 0: Oscillation circuit is active. (The oscillator is connected.)
*********
1: Oscillation circuit is inactive. (External clock is input.)
*********
1: Oscillation circuit is inactive. (The externally-generated clock is input.)
*********
********* These modes are used to save the power dissipation of the system, by making oscillation or system clock inactive in the case that the CPU needs not be active. The interrupt priority level of this interrupt needs to be higher than the *** Table 11 explains the microcomputer's operation in the STP and WIT modes.
Page 78, Left column Lines 4, 5 Page 78, Left column Line 12 Page 78, Left column After line 29
These modes are used to save the power dissipation of the system, by stopping oscillation or system clock in the case that the CPU needs not be operating. The interrupt priority level of this interrupt is required to be higher than the *** Table 11 explains the microcomputer's operation in the STP and WIT modes. The external bus fixation function can also be provided. This function enables the user to specify the states of the external bus and the bus control signals in the memory expansion and the microprocessor mode in the STP or WIT mode. For more information, refer to the section on the power saving function. The execution of the STP instruction stops the oscillation circuit and PLL circuit. It also stops input clock fXIN, system clock fsys, *** ***, Wf32, and Wf512 in the "L" state, and divide clocks fX 16 to fX128 in the "H" state. At this time, timers A and B operate only in the event counter mode, ***
Page 78, Right column Lines 2, 3 Page 78, Right column Lines 5, 6 Page 78, Right column Line 13
The execution of the STP instruction makes the oscillation circuit and PLL circuit inactive. It also makes the following inactive: input clock fXIN, system clock fsys, *** ***, Wf32, and Wf512 with the "L" state, and divide clocks fX16 to fX128 with the "H" state. At this time, timers A and B can be active only in the event counter mode, ***
(5/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.6
Page
Page 78, Table 11
Error
Stopped Notes 1: ****, the oscillation circuit stops. Also, clock input from pin XIN available. 2: ****, the PLL circuit stops.
Correction
Inactive Notes 1: ****, the oscillation circuit is inactive. Also, clock input from pin XIN is allowed. 2: ****, the PLL circuit is inactive. **** (bit 5 of the clock control register 0) = "1", ****
Page 79, **** (bit 5 of the clock control register) = "1", **** Left column Line 3 Page 79, *** after the oscillation circuit has been restarted **** Left column Line 10 Page 79, Fig. 87
5 4 3 2 1 0
*** after the oscillation circuit and PLL circuit have been restarted ****
5 4 3 2 1 0
0
0
Particular function register 1
STP-instruction-execution status bit (Note 1) 0: Normal operation. 1: STP instruction has been executed. WIT-instruction-execution status bit (Note 1) 0: Normal operation. 1: WIT instruction has been executed. System clock stop select bit at WIT (Note 2) 0: In wait mode, system clocl fsys is active. 1: In wait mode, system clock fsys is stopped.
0
0
Particular function register 1
STP-instruction-execution status bit (Note 1) 0: Normal operation. 1: STP instruction is under execution. WIT-instruction-execution status bit (Note 1) 0: Normal operation. 1: WIT instruction is under execution. System clock stop select bit at WIT (Note 2) 0: In wait mode, system clocl fsys is active. 1: In wait mode, system clock fsys is inactive.
Notes 1: **** Even when "1" is written, the bit status will not change.
Notes 1: **** Even when "1" is try to be written, the bit status will not change. ****, and divide clocks Wf32 and Wf512 are inactive with the "L" state. ****, and peripheral devices' clocks f1 to f4096 remain active. Therefore, BIU and CPU are inactive, ****
Page 80, Left column Line 5 Page 80, Left column Lines 6, 7 Page 80, Left column Lines 9, 10 Page 80, Left column Lines 13, 14 Page 80, Left column Lines 16, 17 Page 80, Left column Line 21 Page 80, Left column Line 26 Page 81, Left column Line 4 Page 81, Left column Line 6 Page 81, Left column Line 8 Page 81, Left column Line 11 Page 81, Left column Line 12
****, and divide clocks Wf32 and Wf512 are stopped in the "L" state. ****, and peripheral devices' clock f1 to f4096 remain operating. Therefore, BIU and CPU are stopped, ****
****, which use the peripheral devices' clocks f 1 to f4096, ****, which use the peripheral devices' clocks f 1 to f4096, are still operating. Note that the watchdog timer is stopped. are still active. Note that the watchdog timer is inactive. ****, and input clock fXIN are operating, while system clock fsys, BIU, CPU, and peripheral devices' clocks stop operating. ****, Wf32 and Wf512, are stopped. At this time, timers A and B operate only in the event counter mode, **** **** the system clocks stop select bit at WIT is to be set to "1" **** ****, and clock input fXIN are operating in the WIT mode, **** (1) Stop of system clock in wait mode ****, and input clock fXIN are active, while system clock fsys, BIU, CPU, and peripheral devices' clocks are inactive. ****, Wf32 and Wf512, become inactive. At this time, timers A and B are active only in the event counter mode, **** **** the system clocks stop select bit at WIT needs to be set to "1" **** ****, and clock input fXIN are active in the WIT mode, ****
(1) Inactive system clock in wait mode
****, if the internal peripheral devices need not to operate, the system clock stop select bit **** **** and peripheral devices' clock stop their operations, and **** (2) Stop of oscillation circuit
****, if the internal peripheral devices need not to operate, when the system clock stop select bit **** **** and peripheral devices' clock are inactive, and ****
(2) Inactive oscillation circuit
When an externally-generated-stable clock is input to pin XIN, ****
When an externally-generated stable clock is input to pin XIN, ****
(6/7)
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.7
Page Error Correction
* the oscillation driver circuit between pins XIN and XOUT is inactive. When not using fPLL, also, the supply of BIU and CPU restarts just after the microcomputer returns from the stop mode, **** ****, be sure that a wating time or 1 s more has passed ****
Page 81, * the oscillation driver between pins XIN and XOUT stops Left column its operation. Line 17 Page 81, When not using a PLL output clocks, also, the supply of Left column BIU and CPU restarts their operations just after the Line 18 microcomputers returns from the stop mode, **** Page 81, ****, be sure that a wating time of 1 s more has passed Left column **** Line 31 Page 84,
ABSOLUTE MAXIMUM RATINGS Symbol Parameter
Symbol
Parameter
VRAM
Storage temerature
VRAM
Storage temperature
Page 84,
RECOMMENDED OPERATING CONDITIONS
2: Average output current is the average value of an interval of 100 ms.
2: The average output current is the average value of an interval of 100 ms.
Page 85,
DC ERECTRICAL
CHARACTERISTICS
Item 1 Item 2
(VCC = 5V, ****, f(fsys) = 20 MHz)
(VCC = 5V, ****, f(fsys) = 20 MHz, unless otherwise noted)
Symbol
Test conditions
Symbol
Test conditions
VRAM ICC
When clock is stopped. Output-only ***************** ***************** The PLL frequf(fsys) = 20 MHz CPU operates.
VRAM ICC
Ta = 25C when clock is stopped. ency multiplier stops its opera- Ta = 85C when clock is stopped. tion.
When clock is inactive. f(fsys) = 20 MHz Output-only ***************** CPU is active. ***************** Ta = 25C when The PLL frequ- clock is inactive.
ency multiplier is inactive. Ta = 85C when clock is inactive.
Page 91,
External clock input; Timing Requirements Symbol Parameter Symbol Parameter
tw(half)
External clock input pulse width with half input-volage
tw(half)
External clock input pulse width with half input-voltage
Pages 91 to 98
MASK ROM ORDER CONFIRMATION FORM * M37906M4C-XXXFP/SP * M37906M6C-XXXFP/SP * M37906M8C-XXXFP/SP MARK SPECIFICATION FORM * 42P2R-E * 42P4B Cotents of Notes (Before revision)
(Deleted)
Pages 99, 100
(Deleted)
Last page
Cotents of Notes (After revision)
(7/7)

▲Up To Search▲

Price & Availability of M37906M4H-XXXFP

	To Download M37906M4H-XXXFP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .